

SECTION II

CPU LOGIC

2.1 GENERAL

The CPU logic is divided into functional sections shown in the block diagram, Figure 2-1. Detailed logic diagrams and a list of all CPU signals are located at the end of this section. A guide to the integrated circuits is provided in Section IV. The CPU logic description is given in the following paragraphs:

| | |
|-----------------------------|---------------------------------|
| 2.4 GP Bus Lines | 2.53 Data Handling Logic |
| 2.10 Bus Controller | 2.97 Interrupt Logic |
| 2.24 Microprogram Control | 2.104 Sequensor |
| 2.48 Instruction Word Logic | 2.116 Power-Fail/Restart/Resets |

2.2 Signal Mnemonics

The signal names used are mnemonics for the function of the signals. The following letters have a special significance when used with the mnemonics:

- F indicates a flip-flop output.
- N suffix indicates an active-low signal (0V=1, 5V=0).
- Y indicates the copying of information.
- Z0, Z1 is used after a flip-flop mnemonic to indicate (respectively) setting to 0 or setting to 1 of the flip-flop.

A complete list of signals is provided at the end of this section (Table 2-14).

2.3 Logic Conventions

In the following logic descriptions, the suffix N indicates only the electrical level of the named signal (NAMEN is 0v when active and NAME is +5v when active). The logic state of the signal is indicated either by saying "active NAME," "inactive NAME," "reset NAME," etc., or by the bar (NAME, $\overline{\text{NAME}}$).





Figure 2-1 P856/857 CPU Block Diagram

Where command bits are used to form a control code, their state may be shown by the equation sign: $\mu\text{BIT}0,1,2 = 001$. A logic signal is in its True logic state when at the level specified by its name: NAME is True when high (+5v) and NAMEN is True when low (0v). Some examples are:



| Signals in True logic state | Signals in False logic state |
|--|---|
| NAME, NAMEN | $\overline{\text{NAME}}, \overline{\text{NAMEN}}$ |
| "active NAME," "active NAMEN" | "inactive NAME," "inactive NAMEN" |
| $\mu\text{BIT}2 = 1, \mu\text{BIT}2\text{N} = 1$ | $\mu\text{BIT}2 = 0, \mu\text{BIT}2\text{N} = 0$ |

2.4 GP BUS

The 57-line General Purpose Bus comprises the following signals:

| | |
|---------|---|
| Control | BUSRN SPYC OKO/OKI MSN BSYN |
| Timing | TMRN TMPN TMEN TRMN TPMN |
| Data | BIO00-15N |
| Address | MAD00-15, 64, 128 |
| Misc | ACN BIEC0-5 CHA CLEARN PWFN RSLN SCEIN WRITE |

2.5 Control Lines

- BUSRN - Bus Request, from master to CPU (bus controller); remains active (low) while master is requesting control of the Bus.
- SPYC - Scan Priority Chain, CPU (bus controller) response to BUSRN; it warns the masters to prepare for the selection of a new master of the bus. SPYC is active low.
- OKO - from CPU (bus controller) to the master with the highest bus priority. If this master does not require the bus, it passes OKO on to the next lower-priority master. If a master requires the bus, it blocks OKO and generates MSN. (The order of priority of the masters is determined by hard wiring at installation time.)
- OKI - is the signal name of OKO at the input of each master.
- MSN - is the Master Selected, generated by the master which accepted OKO to take control of the Bus.
- BSYN - Bus Busy, from the CPU or any other master which has control of the Bus, when an exchange is in progress.

2.6 Timing Signals

- TMRN - from master to register or memory; validates the BIO and MAD lines and controls the exchange timing.
- TMPN - from master to peripheral CU; initializes the CU exchange and validates the CU address on the Bus.
- TMEN - from master to external register; validates the register addresses and the data, and controls the exchange timing.
- TRMN - from register or memory to master, in response to TMEN or TMRN when the slave is ready for the transfer; also terminates the exchange.
- TPMN - from peripheral CU to master, in response to TMPN to validate the response; also terminates the exchange.


2.7 Data Lines

- BIO00-15 handle both input and output data between all system elements on the GP Bus.


2.8 Address Lines

- MAD128,64,00-15 are the Bus address lines; 128 is the most-significant bit and 15 is the least-significant bit. The meaning of the MAD lines depends on the type of exchange, as follows:


Master ↔ Memory (TMRN time)



Master ↔ CU (TMPN time)



Master ↔ External Register (TMEN time)



Note: Shaded parts not sent on Bus.

2.9 Miscellaneous Lines

- ACN - Accept, from the addressed CU. The CU accepts the command from the master.
- SCEIN - Scan External Interrupts from the CPU: A 2μsec signal sent at the end of every instruction, if the previous SCEIN is finished. After each SCEIN, the CPU compares the BIEC0-5 code with the level of the running program to determine if a program interrupt is required.
- BIEC0-5 - Bus Interrupt Encoded is the priority level of the highest-priority interrupt request pending from an external rack, at SCEIN time.
- CHA - Character, from master to memory indicates exchange is by

character (CHA=1) or by word (CHA=0).

- CLEARN - General clear (reset) signal from CPU to all system elements, for initialisation.
- PWFN - Power Failure from the CPU sequences power off at power-failure and switching-off time without losing data, and controls power-on/auto-restart.
- RSLN - Reset Line from the CPU is the power restoration/validation signal.
- WRITE - From master to memory indicates exchange is write (line active) or read (line inactive).

2.10 BUS CONTROLLER

The Bus Controller logic (Figure 2-8TT) regulates access of all system masters to the GP Bus. When the Bus is free, the Controller scans the masters for a Bus-access request.

2.11 Bus Access

Any master requiring Bus access (Figure 2-2) may generate the Bus Request signal BUSRN if MSN is inactive, indicating no other master is being selected. The CPU Bus Controller logic receives BUSRN and, in response, generates Scan Priority Chain (SPYC), which is active low. If the Power Failure signal PWFN is inactive, BUSR sets the OKVAL flip-flop, and OKO is put onto the GP Bus along with SPYC. If PWFN is active, the CPU takes control of the Bus and does not generate OKO.

2.12 The highest-priority master (first master in the series) with a Bus Request blocks OKI and generates Master Selected (MSN). This highest-priority master which has just been selected may not have been the first to generate BUSRN. Active MSN blocks further generation of BUSRN by any master.

2.13 The Bus may be busy with an exchange (BSYN) while a new master is being selected. Once BSYN drops, the newly-selected master takes control of the Bus by generating BSYN and dropping MSN. With MSN inactive, any other master requiring Bus access may generate BUSRN and initiate a new selection sequence.




Figure 2-2 Bus Control Block/Timing Diagram




Figure 2-3 CPU Bus Control Timing

2.14 CPU Bus Control

The CPU has lowest priority for Bus access (except for power failure). The Bus-free condition, no other master requesting or using the Bus, is $\overline{\text{BUSRN}}$. $\overline{\text{MSN}}$, $\overline{\text{BSYN}}$, $\overline{\text{TRMN}}$, $\overline{\text{TPMN}}$. Any of these signals will inhibit BSYZIN and prevent setting BSYCPU . The CPU takes control of the Bus under microprogram control when $\mu\text{SEQ0}, 1 = 1x$ (Sequensor cycles SEQBUS [10] or SEQBIO [11]).

2.15 (Figures 2-3, 2-8TT). If a specific microcycle (n-1) is always followed by a Bus microcycle (n), the Bus access is started early, at BP of the preceeding microcycle (n-1). This reduces the Bus cycle by 135ns if the preceeding cycle is a Sequensor logic cycle; additional time is saved following other sequensor cycles. The early Bus access is initiated by microinstruction-bit μBSR and BP setting the DE flip-flop (if there is no MMU page fault, $\text{MFAULTN}/\text{PAFN}$). When not started early, the Bus access is initiated at T2 of the Sequensor Bus cycle: T2 and μSEQ0 set the DE flip-flop if the early-start signal MUBURSRFN is inactive.

2.16 The DE output sets BSYCPU with signal BSYZIN , if the Bus is free. BSYCPU in turn sets the BUSF flip-flop. If BSYCPU is set, DE resets itself after a 95ns delay. When DE drops, the BSYDL signal is activated; BSYDL and $\mu\text{SEQ0} = 1$ select the Sequensor operating cycles for Bus transfers (Table 2-12). BSYCPU also provides the following Bus gating:

- BSYN activated onto the Bus.
- Exchange-parameters CHA and WRITE gated onto the Bus: the CHA and WRITE data are always loaded into the Bus Controller from the microprogram control store at BP of the preceeding cycle (n-1).
- Bus timing signal TMRN , TMEN , or TPMN gated onto the Bus: the conditions for these signals (Table 2-1) are set into the Bus Controller at BP of the preceeding cycle.
- MADS , MADLS gated to the Bus interface logic for gating the MAD lines onto the Bus.
- BIOL gated to the Bus interface logic for gating the BIO lines onto the Bus.

Table 2-1 Bus Timing Signals

| Operation | Microinst | Stored at BP | GP Bus Signal | Reply |
|---------------------------------|---------------------------------------|--------------|---------------|-----------------|
| CPU Exchange Ext. Reg/CU/Memory | | | | |
| External Register | GBTMEN | TMEF | TMEN | TRMN |
| CU | GBTMPN | TMPF | TPMN | TPMN |
| Memory | μ TMRN | TMRF | TMRN | TRMN |
| | $GBCP + (FU \cdot GBEX) + MMUABS$ | | | |
| Mem. via MMU translation | μ TMRN | TMMU | TMRN from MMU | TRMN or MFAULTN |
| | $GBCP \cdot (FU + GBEX) \cdot MMUABS$ | | | |
| MMU Operations | | | | |
| Table Load | GBTMFN | TMMN | | DONEMN |
| Table Store | GBOMN GCRFNUN | BOMFN | | DONEMN |
| Load P' | GFETCH | | | |
| FPP Operations | | | | |
| Load K' | GFETCH | | | |
| Store Operand | GBOFN GCRFNUN | BOFFN | | |
| Load Operand | GBTMMN | TMFN | | DONEFN |
| Process | GFLOT | FLOACT | | DONEFN |

P857 only

2.17 Bus Addressing (MAD Lines)

The control of the Bus MAD lines is determined by the MADLCPUN and MADCPUN signals which control MADLS and MADS to the MAD output gates. The gating signal to both MADLS and MADS is BSYCPU (preceeding paragraph). The conditioning logic for setting MADLCPUN and MADCPUN produces the Boolean equations:

$$\text{for MADLS: } (\overline{\text{GBCP}} + \text{CPBABS}) \cdot \underbrace{(\text{GBCP} + (\overline{\text{GBEX}} \cdot \text{FU}) + \text{MMUABS})}_{\text{P857 only}} \quad = \text{within page}$$


$$\text{for MADS: } (\overline{\text{GBCP}} + \text{CPBABS}) \quad = \text{page address}$$

- If GBCP : the control panel validates the MAD lines; the CPU has

control only if control-panel B-half is absent (CPBABS).

- If $\overline{\text{GBCP}}$ (P856): the CPU validates MAD128,64,00-15 with MADLS and MADS.
- If $\overline{\text{GBCP}}$ (P857): the CPU validates MAD128,64,00-03 with MADS; the MMU validates the MAD04-15 lines if GBEX or FU, and the MMU option is present; the CPU has control only if the MMU is absent or if GBEX and FU.

The following diagram is a resume of the MAD line validation control for memory addressing:



2.18 For memory addressing under CPU control, the S register provides the memory address to the Bus MAD lines, according to the preceeding diagram. For CU or External Register addressing, the CPU logic provides the address via the D-selector and the S-register to the MAD lines.

2.19 Bus Data (BIO Lines)

The Bus data from the CPU are gated onto the BIO lines by the BIOL signal from the Bus Controller. BIOL is generated by microinstruction bit μBIOL , which is loaded at BP of the preceeding microcycle (n-1) as BIOELN.

2.20 Bus Timing Signals

The Bus timing signals (Table 2-1) TMRN, TMEN, TMPN are generated by the master that has control of the Bus. For CPU Bus control, one of these signals is generated by the Bus Controller during the Sequensor Bus cycle (SEQBUS or SEQBIO). For MMU or FPP operation (P857), the Bus Controller sends a special timing signal directly to the MMU or FPP, and this external unit generates the Bus timing signal. The CPU waits at Sequensor clock-pulse T5 until the necessary

reply is received to end the Bus cycle. The reply (Table 2-5) is either the Bus response TRMN, TPMN to the CPU or the special reply signal directly from the MMU or FPP to the CPU.

2.21 When the required ending condition is satisfied, including reply received, the Sequensor steps to clock T6. For SEQBUS ($\mu\text{SEQ0}, \overline{1}$) operations, BSYCPU is reset by the T6 and $\mu\text{SEQ1} = 0$. The inactive BSYCPU ends the Bus control and data lines BSYN, CHA, WRITE, MAD, and BIO. The timing signals end 45ns later, being reset directly by the BP clock. For SEQBIO ($\mu\text{SEQ0}, 1$) operations, the BIO lines must be prolonged at least 120ns to satisfy CIO timing requirements. In this case, $\mu\text{SEQ1} = 1$ and BSYCPU is not reset. The Bus control and data lines, including BIO, are continued into the next Sequensor cycle (n+1) while the timing signal TMPN is reset normally by BP at the end of the BUS cycle. The microcycle after the Bus cycle (n+1) will have $\mu\text{SEQ1} = 0$ so that BSYCPU is reset at T6 of that cycle.

2.22 Timeout

A timeout circuit (Figure 2-8TT) is used to release the Bus and set the condition register to 3 ($\text{CR} = 11_2$) if the addressed slave doesn't respond within 6.48usec. The basic clock for timeout is derived from the 45ns OSC signal (Figure 2-8EE) divided-by-2 by the OSC90 (90ns), and then divided-by-9 by the TC810 counter. The counter initially (following RSLBN -- 0) counts from 0 to 15; each TC810 output pulse (at count 15) then resets the counter to 7 so that the counting cycles continuously from 7 through 15. The resultant TC810 pulse (810ns period) drives the Timeout counter (Figure 2-8TT).

2.23 Timeout is held reset by the four inactive Bus-Control signals to the MR input. At the beginning of a bus cycle, (Figure 2-3), BSYCPUN or any master command goes active and the counter begins counting the TC810 input pulses. During the bus cycle, one of the TM... timing signals will also be activated. When the addressed slave responds, the bus cycle is terminated and the timing signal TM... and signal BSYCPUN are deactivated, and the Timeout counter is again reset. If there is no response by the time eight TC810 pulses have been counted

(6480ns), the counter produces TIMEOUT. TIMEOUT activates the required response signal on the Bus (TPMN or TRMN) to stop the exchange and unblock the system, generates sequensor pulse T6 to end the bus cycle, and sets CR bit 0.

2.24 MICROPROGRAM CONTROL

Each CPU instruction or operating sequence (paragraph 1.67) is controlled by a selection of microinstruction control words stored in a read only memory (Control ROM). The different microinstruction control words are accessed by the instructions or sequences (at each AP clock pulse time). The words are addressed partly by the instruction content (K register) and partly by the currently-accessed control word. Various CPU or system conditions may also modify or change the selection of the next microinstruction control word.

2.25 The microinstruction control words are used directly by the CPU logic as command bits ($\mu...$). Each 48-bit microinstruction is divided into 14 command fields (Table 2-2). The five-bit general-field section of the control word is decoded to produce 28 general field command bits for further microinstruction control. Both the micro-command bits ($\mu...$) and the general-field command bits (G...), listed in Table 2-3, are used by the CPU logic as direct command bits. These command bits are shown on the logic diagram (Figure 2-8BB) with their destinations listed; they are shown throughout the logic as command inputs, and identified by being enclosed in boxes.

Table 2-2 Microinstruction Command Bits

| | Field | Bit | CPU section controlled by the command field |
|-------------------|-------------------------------|-------------|---|
| Next Word Control | μ SNA 0-1 | 0-1 | Select Source of Next Address |
| | μ NA 0-8N | 2-10 | Next Address, Explicit |
| Data Path Control | μ A 0-4 | 11-15 | A-Bus Selector |
| | μ ADL 0-4 | 16-20 | ALU, D, L Command Decoder |
| | μ C 0-1 | 21-22 | C Multiplexer |
| | μ MLOAD, MSEL | 23-24 | M Register |
| | μ Q 0-1 | 25-26 | Q Register |
| | μ S 0-1 | 27-28 | S Register |
| | μ P 0-1 | 29-30 | P Register |
| | μ CT | 31 | CT Counter: loops, shifts |
| | μ SEQ 0-1 | 35-36 | Sequensor (CPU clock). Bus Controller |
| | μ TMRN, BIOL, WRITE, BUSR | 32-34 37 | Bus Controller |
| | μ CR 0-2 | 43-45 | Condition Register |
| | (not used) | 46-47 | |
| | μ GP 0-4 | 38-42 | GENERAL FIELD SELECTION |


2.26 Microinstruction Addressing

The Next-Address mode for the microinstruction word determines which of four types of microprogram addressing is to be used. The mode is selected by bits $\mu\text{SNA}0$ and $\mu\text{SNA}1$ from the current microinstruction word, as follows:

| $\mu\text{SNA}0\ 1$ | Mode | Function |
|---------------------|---|---|
| 0 0 | Explicit | Explicit address is $\mu\text{NA}0-8$. |
| 0 1 | Flag | Flag from execution-pointer tests (selected by $\mu\text{NA}6-8$) sets $\text{RAD}8$; $\mu\text{NA}0-7$ to $\text{RAD}0-7$. |
| 1 0 | Instruction Word (PLA) | Instruction word (K-reg, decoder) provides address $\text{RAD}1-8$; $\mu\text{NA}7$ modifies the decoder for fetch or execution. |
| 1 1 | Machine-State | The machine-state pointer provides address $\text{RAD}4-8$; $\mu\text{NA}0-3$ to $\text{RAD}0-3$. |
| x x | Move Table/Fault: an interrupt or a page fault during a Move Table instruction force a special microinstruction address with bits $\text{RAD}6-8$. | |


The Next-Address mode selects a set of open-collector gates onto the control-store address bus (Figures 2-8AA, CC). This control-store address is loaded into the RA register by the AP clock pulse.

2.27 Explicit Address. The next address is explicit in the current microinstruction $\mu\text{NA}0-8$ field.



The explicit-address gates (Figure 2-8CC) invert the $\mu\text{NA}0N-8N$ onto the $\text{RAD}0-8$ lines. All eight gates (and the flag gate) are blocked (forced high) by NARDT during a Move Table/fault. Other gates are blocked selectively by next-address modes which use some of the μNA bits.

2.28 Flag. The next address is explicit in the current microinstruction $\mu\text{NA}0-7$ field, with the least significant bit being selected by the Flag test. Any one of eight different execution-pointer tests can be performed during Flag mode, as selected by the bits $\mu\text{NA}6-8$.



| $\mu\text{NA}6,7,8N$ | Flag | Use |
|----------------------|--------|--|
| 0 0 0 | Q00N | Display, C.Panel, IPL, Trap, End of TL-TS (P857), Execute, DIV correction. |
| 0 0 1 | IRN | Move Jump. |
| 0 1 0 | PMI | End of ML, MS, Move |
| 0 1 1 | K08 | Shifts, Move |
| 1 0 0 | FNU | C.Panel test, IPL, Wait-C2, Trap in EX-T2. |
| 1 0 1 | NORM | End of normalized shifts. |
| 1 1 0 | DIV | Remainder correction. |
| 1 1 1 | FUI5R2 | Privileged test; Trap for SLN, SRN; Move. |

The Flag mode uses explicit-address gates 0 to 7 (Figure 2-8CC) onto the $\text{RAD}0-7$ lines. The eighth explicit gate is blocked by NAEXPL while the flag gate is enabled by NAFLG . The signal FLAGN sets bit $\text{RAD}8$. FLAGN is selected by a type 74151A eight-input multiplexer (Figure 2-8DD) which is controlled by $\mu\text{NA}6N, 7N, 8N$. The eight tests selected for the FLAGN bit are described in the following paragraphs.

2.29 Flag Q00N is used as a general test condition for various commands and instruction.

2.30 Flag IRN is the interrupt request. During a page fault or an interruption of a Move-instruction/execution, flag IR enables the separation of the exit subroutine. If the Move instruction was interrupted, the last exchange was executed. These subroutines save the parameters necessary for resuming the Move execution.

2.31 Flag PMI is used to detect the last word transfer during a Multiple Load or Store (ML, MS) or Move instruction. PMI is taken from the un-used (most-significant) bit position of the P counter when it is used as an auxiliary

counter. The P counter is normally used as a 14-bit counter for program addresses. When used as an auxiliary counter, PMI is set by the first decrementing clock after P0-14 has counted down to zero.

2.32 Flag K08 is taken directly from the instruction word to differentiate between different types of shift and Move instructions, as follows:

Shifts: K08-0 = SLA, SLL, SRA, DLA, DRA
K08-1 = SLN, SLC, SRN, DLN, DRN

Move: K08-0 = MVF, MVB
K08-1 = MVSU, MVUS

2.33 Flag FNU stores the zero contents of the ALU. FNU is stored in one bit of a four-bit register (74175). The other three bits of this register have no relationship with FNU.

2.34 Flag NORM defines the end of a shift normalize execution. The end-of-shift signal is GOSH (Figure 2-8DD) which is controlled by a 74151A chip. The inputs to the multiplexer chip are held at 1 or 0 (+5v or 0v) so that the selection and enable inputs provide direct control of GOSH as follows:

$$Q15 + (L00 \oplus L01) + P09 = \overline{GOSH} = NORM$$


- Shift Right Normalize ends when Q15 sets. The active Q15N selects the low 74151A inputs 10-14 to generate a low GOSH. The P counter is used as an auxiliary counter to count 32 shifts (the program address is saved). If P09 sets before Q15, it means the constant to shift is equal to zero and GOSH goes low. L00⊕L1 never sets.
- Shift Left Normalize ends when L00⊕L01 is true. Since Q15N is not used (held high), L00,01 select 74151A inputs 14-17 as an EXclusive-OR, and GOSH is low when L00⊕L01 is true. The P counter is used in the same manner as in Shift Right Normalize.
- Shift without normalizing. The number of shifts to be executed is contained in K11 - K15. This number is loaded in complement into the Scratchpad CT counter. The counter is incremented to 31 in a single microinstruction (CT+1, Repeat), and the shifting is ended when the microinstruction is finished.

2.35 Flag DIV enables the remainder correction according to test DIVA or DIVB, selected by $\mu Q1$. Test DIVA ($\mu Q1$) is true if the remainder sign is opposite to the dividend sign. Test DIVB ($\mu Q1N$) is true if both the remainder and dividend are <0, but the absolute remainder value is greater than the absolute divisor value. The select inputs and data inputs of a 74151A multiplexer chip are used together to generate the FLAGDIV signal when either test is true.

- DIVA: $\mu Q1$ FSIGDIV FSIG (input 14)
FSIGDIV FNU (input 16,17)
- DIVB: $\mu Q1$ FSIGDIV FSIG FNUN (input 13)

2.36 Flag FU15R2 tests for System-Mode reserved instructions which can modify the stack pointer contents. When the stack pointer is indicated (R2E15) and User Mode is set (FU), the active FU15R2N signal is inverted to a high FLAGN, and the bit RAD8 = 0 to cause a trap.

2.37 Instruction Word. The next address is decoded directly from the instruction word.



This is used as the first address of an instruction microprogram. The instruction-word addressing mode operates in one of four sub-modes, selected by the signals PLA0, PLA1 :

| PLA0,1 | Sub-Mode | Purpose |
|--------|------------|---|
| 0 0 | Inhibit | Instruction-word outputs held inactive (high). |
| 1 0 | Add Master | Fetch operand for types T1-T7; execute for type T8; Trap if illegal. |
| 1 1 | Add User | Fetch operand for types T1-T7; execute for type T8; Trap if privileged. |
| 0 1 | Execution | Used for first microinstruction word after the fetch-operand routine. |

The PLA selection logic is shown on Figure 2-8AA. The sub-mode inhibit is set by the inactive validate signal (PLAVALN high). PLAVALN is held high

by $\mu\text{SNA0} = 0$ (Explicit mode or Flag mode) or an active PAFN. PLAVALN is activated by $\mu\text{SNA0} = 1$ (Instruction-Word or Machine-State modes). The conditioning for PLA is as follows:

| | μSNA 0,1 | PLAVALN | μZ 0,1 | PLA 0,1 | Sub-Mode |
|----------------------|------------------------|---------|----------------------|------------|-----------------------|
| | 0 0, 0 1 | h | | 0 0 | Inhibit |
| Explicit Implicit | 1 0 | L | 0 0 | 1 0 | Add Master |
| | 1 1 RADETPLN | | 1 0 - 1 | 1 1 0 1 | Add User Execution |

Microprogram bit μNA7 selects a fetch sub-mode (Add Master or User) or the execution sub-mode. If fetch is selected, the FU signal indicates either User mode ($\text{FU} = 1$) or Master mode ($\text{FU} = 0$). For all three of the active sub-modes, the instruction-word addressing may be explicit ($\mu\text{SNA1} = 0$) or implicit ($\mu\text{SNA1} = 1$). The explicit addressing is used for instruction execution and the execution pointers. The implicit addressing is part of the machine-state-pointer control of the microprogram.

2.38 Instruction-word addressing of the microinstruction store is controlled by the instruction-word decoder (Figure 2-8AA). The decoding is done mainly by a programmable logic array (PLA) which provides address codes for 96 different input combinations. In many cases, the output address codes are the same for various different input combinations. The PLA decoding is shown in Table 2-6, Instruction Decoder. Some instruction-word decoding is done by logic gates operating in parallel with the PLA.

2.39 The external instruction-word logic gates are used for an ineffective branch (NOJUMP) or, with P857, a floating-point instruction without an attached FPP (NOFLO). For both instructions, PLA0 is high, and the external gates for RAD1-4 are enabled; also, either NOFLON or NOJUMPN generates NACND which activates the four gates to force RAD1 through 4 low. For No Jump, active NOJUMPN generates NACNDAD; RAD7 is selected by DWIN (double-word) and address /001 or /002 is selected. For No FPP, inactive NOJUMPN blocks NACNDAD; RAD7 is forced high and address /007 is selected. Bit 8 is PLA selected.

| | | | | | | | | | | | |
|---------|-----|---|---|---|---|---|---|---|---|---|------|
| No Jump | RAD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | /001 |
| | | | | | | | | | 1 | 0 | /002 |
| No FPP | RAD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | /003 |

2.40 Machine-State Pointer. The Next Address is determined by machine-state pointers, such as RUNF and control-panel switches. (See also Figure 1-9 for general flow). The machine-state pointer logic is shown on Figure 2-8CC. The instruction-word decoder (Figure 2-8AA) is also used for one sub-mode of the machine-state pointer microprogram control. There are four sub-modes of machine-state pointer address selection, as follows:

| | | | | | | | | | | | |
|------------------------|---------------|-------------|---|---|---|---|---|---|---|---|----------|
| Instruction | | RAD | 0 | 1 | | | | | | 8 | |
| | | | 0 | | | | | | | | |
| | | PLA Decoder | | | | | | | | | |
| Interrupt | RUNF, IR, PUP | RAD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| (RUNF, PUP | KRY | | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 (/015) |
| =RADET6) | KRY | | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 (/014) |
| C. Panel | RUNF, PUP | RAD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| | | | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 (/010) |
| Program End | RUNF, IR, PUP | RAD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| (RUNF, μNA8 | KRY | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 (/005) |
| =RADET6) | KRY | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 (/004) |

In all cases, the control-panel TEST key will set RAD bit 0 to 1, via ETATEST and VALNA0 on Figure 2-8CC. The Instruction sub-mode generates the signal RADETPLN (Figure 2-8CC) which activates the instruction-word decoder PLA via signal PLAVALN on sheet AA. Refer to paragraph 2.37. The Interrupt sub-mode selects address /014 or /015 for the interrupt routines. The Control-Panel sub-mode selects address /010 if any of the control-panel command signals are active (PUP signal active). The control-panel command switches operate through the A-bus of the Data Handling logic. The Program-End sub-mode selects a branch to address /004 or /005.

2.41 Move Table/Fault (P857). An interrupt or a page fault during a Move Table instruction force the RAD bits to a special control-store address, as follows:

| | Address | RAD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|------------|---------|-----|---|---|---|---|---|---|---|---|---|
| Interrupt. | | | | | | | | | | | |
| MVB read | 1F8 | | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| MVB write | 1F9 | | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| MVF read | 1FA | | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| MVF write | 1FB | | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| Page Fault | 1FF | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

The move table/fault logic is shown on Figure 2-8CC. Either the page fault (PAFN) or the interrupt during Move Table (MOVEIRN) cause the signal NARDT. NARDT blocks all the control-store addressing gates on the machine-state-pointer, explicit-address, and test-flag logic, which puts the address bits high. The move table/fault logic then forces bits RAD6-8 low according to its control inputs to obtain the address code shown in the above table.

2.42 RA -- Microinstruction Address Register

The 9-bit RA register holds the address of a single 48-bit microinstruction word. This is actually a 10-bit buffer register comprising one 6-bit 74s174 and one 4-bit 74s175. The tenth bit position, however, is used to store the command-bit-derived signal FETCH, which is re-generated as FTDEL.

2.43 The 9-bit address code RAD0-8 is loaded from the control-store address bus at the leading-edge of clock pulse AP. The address code is produced by the Instruction Word logic or the Microprogram Control logic; the source is selected by gating (from the source selector) within that logic. The reset signal RSLBN resets the RA register to all zeros so that control-store address 000 is selected by the RA output. The signal RSLBN is derived from the GP-Bus reset-line signal RSLN, via RSLF.

2.44 Microinstruction Store (Control ROM)

This section is composed of six type 8205 read only memory (ROM) ICs. Each

IC contains 512 eight-bit words which are accessed by nine addressing inputs. Addressing from the RA register is applied in parallel to the six ICs to obtain 512 48-bit words of store.

2.45 The enabling inputs of the control ROM are tied high; the outputs thus display continuously the content of whatever word is addressed by the RA register. When RA is reset by RSLN, the control-ROM address zero is selected (Idle state). A listing of all control-ROM microinstructions is provided in Table 2-4B. The binary contents of the control ROM are provided in Table 2-5.

2.46 Microinstruction Decoding

Two groups of command bits (Table 2-2) are used by the CPU logic as direct command bits. The micro-command bits (μ ...) are the actual bit contents of the currently-addressed micro-instruction word. The general-field section of these bits (μ GP0-4) are decoded to produce a further 28 command bits (G...).

2.47 The general-field command bits (Figure 2-8BB) are decoded by four type 74s138 ICs. The signals μ GP4,3,2 are connected in parallel to the A, B, C inputs. The gating inputs G1, G2A, G2B are connected as follows:

| Bits: | 1-7 | 9-15 | 16-23 | 24-29 |
|-------|-----------|-----------|-----------|---------------------|
| G1 | +5V | μ GP1 | μ GP0 | μ GP0 |
| G2A/ | μ GP0 | μ GP0 | 0V | $\overline{\mu$ GP1 |
| G2B/ | μ GP1 | BPN | μ GP1 | 0V |

The three gate inputs must all be active (G1-high; G2A, B-low) to enable the three A, B, C inputs. The resultant output for the different input combinations are listed in Table 2-3. Seven of the general-field commands are valid during BP for use as set/reset commands. Ten other general-field commands are stored at BP time and updated on the following BP; these are used as parameters for next-cycle exchange.

Table 2-3a General Field Command Bit Codes

| μ GP 01234 | Command Bit | Clocked by BP | Stored on BP | Function | Application |
|-------------------|-----------------|------------------|-----------------|-------------------------------------|---|
| 00000 | --- | | | | |
| 00001 | GIDLEN | -- | -- | Resynchro. Sequensor | Display, Tests. |
| 00010 | GCTLDN | -- | -- | Load Counter | Shift, DAR, DSR. |
| 00011 | GCRDSRN | -- | -- | Set OVF if Divide Error and DOOD | Shift right, Test Divide. |
| 00100 | GCRFNUN | -- | -- | Store OALU in FNU | IPL, PUP, Arith. Oper. |
| 00101 | GCRVMLN | -- | -- | Set CR if OVF; Branch for ML. | ML, Divide correction, Shift LA. |
| 00110 | GCSELN | -- | -- | ASR or INTAD on sel.C; | DLL, DLC, INR, |
| 00111 | GMOVEN | -- | -- | data Q15 | Interrupt. |
| 01000 | --- | | | Branch during Move | Move read/write cycles. |
| 01001 | GFSYSN | Ys | -- | Reset ENBF, ARF, PAF, FU. | System operations: INT, IPL, PAF, etc. |
| 01010 | GFENBN | Ys | -- | Set ENBF | RTN with R2=15. |
| 01011 | GFSTOV | Ys | -- | Allows set PIF if Stack OVF. | Update A15. |
| 01100 | GFPLR/ CLPLR | Ys | -- | Loads PLR, FU by C | INT, AR, RTN Master |
| 01101 | GFRZO | Ys | -- | Reset RUNF | Control-panel operations |
| 01110 | GFKYZON | Ys | -- | Reset K Ready | INT, PAF, AR, LR, RR |
| 01111 | GCRVZON | Ys | -- | Reset OVF; Divided Sign Store | Shift LA, DIV. |
| 10000 | GBCHN | -- | Ys | Character Mode | Character instructions. |
| 10001 | GBCPN | -- | Ys | C.Panel-B memory address | LM, RM. |
| 10010 | GBEXN | -- | -- | MMU translation to System Mode | EL, ES, MVUS, MVSU. |
| 10011 | GBOKN | -- | Ys | (keys) on BIO | IPL, C.Panel, Tests. |
| 10100 | GBOFN | -- | Ys | (FPP) on BIO | FPP store, FIX. |
| 10101 | GBOMN | -- | Ys | (MMU) on BIO | TS, PAF. |
| 10110 | GBTMEN | -- | Ys | Ext. Register Cmd. | RER, WER. |
| 10111 | GBTMPN | -- | Ys | Prog. Channel Cmd. | I/O instructions. |
| 11000 | GBTMMN | -- | Ys | MMU command | TL |
| 11001 | GBTMFN | -- | Ys | FPP command | FL, FO, FOS. |
| 11010 | GFLOTN | -- | Ys | FPP activation | Wait for FPP execution. |
| 11011 | GAEXLN | -- | -- | Execute double word | Trap for EX, MV, 15R2, OPC=15. |
| 11100 | GFETCHN | -- | -- | Load K; set CT to 16 | Fetch, EX, LR, RR, Tests. |
| 11101 | GMULTIN | -- | -- | D selection; OVF set for Multi | Last cycle of Multi. |
| 11110 | --- | | | | |
| 11111 | --- | | | | |

Ys = Yes

Table 2-3b contd.

* REGISTRE M

MYC EQU 2
MYQ EQU 3

* REGISTRE D

SRQ EQU 2
SLQ EQU 1
QYC EQU 3

* COMPTEUR S

SYD EQU 1
SM2 EQU 3
SP2 EQU 2

* COMPTEUR P

PYD EQU 1
PM2 EQU 2
PP2 EQU 3

* COMPTEUR CT

CTP1 EQU 1
EJECT

* ECHANGE SUR LE BUS

RHEM EQU 2
WHEM EQU 3
RBUS EQU 4
WBUS EQU 7
WEXM EQU 1

* SEQUENCEUR

REPEAT EQU 1
SEQBUS EQU 2
SEQBIO EQU 3

* DEMANDE DE BUS ANTICIPÉE

RUSR EQU 1
EJECT

* DECODAGES DIVERS

BIDLE EQU 1
GCTLQ EQU 2
GCRDSR EQU 3
GCRFNU EQU 4

TMR
TMR BIO=L
PAS DE TMR
NO TMR BIO=L WRITE=1
EXTRN WRITE MEMORY

BSYZR IN T6 OF NEXT CYCLE

LONG CYCLE IF TEST


CTYSPA PAFZO
OVFZ1 SI ERREUR DIVI; ENTREE GAUCHE DE D
PNU Y OALU

GCRVML EQU 5
GCSEL EQU 6
GMOVE EQU 7
GFSYS EQU 9
GFENB EQU 10
GFSTOV EQU 11
GFPLR EQU 12
GFRZQ EQU 13
GFKYZQ EQU 14
GCRVZQ EQU 15
GBCH EQU 16
GBCP EQU 17
GBEX EQU 18
GBOK EQU 19
GBOP EQU 20
GBOM EQU 21
GBTME EQU 22
GBTMP EQU 23
GBTMM EQU 24
GBTMF EQU 25
GFLOT EQU 26
GAEXL EQU 27
GFETCH EQU 28
GMULTI EQU 29

* REGISTRE DE CONDITION

CRRTN EQU 4
CRIO EQU 8
CRFLO EQU 12
CRLOG EQU 16
CRADD EQU 20
CRSUB EQU 24
CRCMP EQU 28
EJECT
BUFFER DATA 0

CRZ3 SI OVP; DEROUTEMENT ML
C=ASR OU INTADIQ150=ALU00,K00
DEROUTEMENT EN MOVE TABLE
ENBFZO ARFZO FUZO
ENBFZ1
PIFZ1 SI STKOV
PLR Y C; FU Y C15
RUNFZO
KRYZR
OVFZQ ; MEMO SIGNE DU DIVIDENDE
MODE CARACTERE
MAO=REG D ADRESSE PUPITRE B
PASSER PAR MMU MEME EN MODE SYSTEME
RIO = KEY
RIO = FLOTTANT
BIO = MMU
TME
TMP
TMM
TMF
ACTIVATION DU PROCESSEUR FLOTTANT
A= SOUS EXECUTE DOUBLE MOT
CTZ16, KYBIO
INHIBITS DSHR AT 16TH PASS/ALLOWS OVP MUL



(machine state pointer addressing)

Table 2-3 General Field Command Bit Codes

| μ GP 01234 | Command Bit | Clock by BP | Stored on BP | Function | Application |
|-------------------|-----------------|----------------|-----------------|-------------------------------------|---|
| 00000 | --- | | | | |
| 00001 | GIDLEN | -- | -- | Resynchro. Sequensor | Display, Tests. |
| 00010 | GCTLDN | -- | -- | Load Counter | Shift, DAR, DSR. |
| 00011 | GCRDSRN | -- | -- | Set OVF if Divide Error and DOOD | Shift right, Test Divide. |
| 00100 | GCRFNUN | -- | -- | Store OALU in FNU | IPL, PUP, Arith. Oper. |
| 00101 | GCRVMLN | -- | -- | Set CR if OVF; Branch for ML. | ML, Divide correction, Shift LA. |
| 00110 | GCSELN | -- | -- | ASR or INTAD on sel.C; data Q15 | DLL, DLC, INR, Interrupt. |
| 00111 | GMOVEN | -- | -- | Branch during Move | Move read/write cycles. |
| 01000 | --- | | | | |
| 01001 | GFSYSN | Ys | -- | Reset ENBF, ARF, PAF, FU. | System operations: INT, IPL, PAF, etc. |
| 01010 | GFENBN | Ys | -- | Set ENBF | RTN with R2=15. |
| 01011 | GFSTOV | Ys | -- | Allows set PIF if Stack OVF. | Update A15. |
| 01100 | GFPLR/ CLPLR | Ys | -- | Loads PLR, FU by C | INT, AR, RTN Master |
| 01101 | GFRZO | Ys | -- | Reset RUNF | Control-panel operations |
| 01110 | GFKYZON | Ys | -- | Reset K Ready | INT, PAF, AR, LR, RR |
| 01111 | GCRVZON | Ys | -- | Reset OVF; Divided Sign Store | Shift LA, DIV. |
| 10000 | GBCHN | -- | Ys | Character Mode | Character instructions. |
| 10001 | GBCPN | -- | Ys | C.Panel-B memory address | LM, RM. |
| 10010 | GBEXN | -- | -- | MMU translation to System Mode | EL, ES, MVUS, MVSU. |
| 10011 | GBOKN | -- | Ys | (keys) on BIO | IPL, C.Panel, Tests. |
| 10100 | GBOFN | -- | Ys | (FPP) on BIO | FPP store, FIX. |
| 10101 | GBOMN | -- | Ys | (MMU) on BIO | TS, PAF. |
| 10110 | GBTMEN | -- | Ys | Ext. Register Cmd. | RER, WER. |
| 10111 | GBTMPN | -- | Ys | Prog. Channel Cmd. | I/O instructions. |
| 11000 | GBTMMN | -- | Ys | MMU command | TL |
| 11001 | GBTMFN | -- | Ys | FPP command | FL, FO, FOS. |
| 11010 | GFLOTN | -- | Ys | FPP activation | Wait for FPP execution. |
| 11011 | GAEXLN | -- | -- | Execute double word | Trap for EX, MV, 15R2, OPC=15. |
| 11100 | GFETCHN | -- | -- | Load K; set CT to 16 | Fetch, EX, LR, RR, Tests. |
| 11101 | GMULTIN | -- | -- | D selection; OVF set for Multi | Last cycle of Multi. |
| 11110 | --- | | | | |
| 11111 | --- | | | | |

Ys = Yes

| ADD. | | | ADD. | | | ADD. | | |
|------|-----|---|------|--|--|------|-----|---|
| 000 | ROM | /1E8.ARI5.ALAB.CALU.MYC.QYC...WBUS...D | | | | 060 | ROM | /008.ALAB...SYD...D |
| 001 | FTA | ..D | | | | 061 | ROM | /100...D |
| 002 | ROM | /1E9...SP2.PP2...BUSR..D | | | | 062 | ROM | /1B2.AWAZ.DB10...RBUS.SEQB10...D |
| 003 | ROM | FLAG./000.AZ.ALAB.CALU.QYC...GAEXL.D | | | | 063 | ROM | SNPLA./100.AWAZ.ALAB.CALU.MYC.QYC...D |
| 004 | ROM | FLAG./1F8.AS5S.TWOA.CALU.QYC...N | | | | 064 | ROM | /1B8.AWRL.TWOA...CTPL..REPEAT...D |
| 005 | ROM | /1FB...SM2.PM2...GFKYZO.D | | | | 065 | ROM | /1B8.AWRL.ASHL...SLQ...CTPL..REPEAT..GCSEL.D |
| 006 | ROM | /1FF.AEP.ALAB.CALU.MYC...D | | | | 066 | ROM | /169...CTPL...D |
| 007 | ROM | /1FF.DB10.CB10.MYC...SEQBUS...D | | | | 067 | ROM | /179.ARR2.ALAB.CALU.QYC...GCTLD.D |
| 008 | FTA | AWRL.ALAB.CALOG | | | | 068 | ROM | FLAG./0B3..7FRU.CALU.MYC...BUSR.GBTMF.D |
| 009 | ROM | /1E9.ALAB...SYD.PYD...BUSR..CRLOG | | | | 069 | ROM | /0B8.AWAL.ZERO.CALU.QYC...GCRVZU.D |
| 010 | ROM | /160.AS5S.ALAB...WBUS...D | | | | 070 | ROM | /130.AWAL.ALAB...WBUS..BUSR..D |
| 011 | ROM | /1FF.AWAL.ALAB.CALU.MYC...D | | | | 071 | ROM | FLAG./000.AZ.ALAB.CALU.QYC...GAEXL.D |
| 012 | ROM | /101.ARR1.ALAB...WMEM..BUSR..D | | | | 072 | ROM | FLAG./0AB.ATEN.ACR.CALU.MYC.QYC...GBOF.D |
| 013 | ROM | /101.ARR1.ALAB...WMEM..BUSR..D | | | | 073 | ROM | /1A2...SEQBUS..GFRZU.D |
| 014 | ROM | /101.ARR1.ALAB...WMEM..BUSR..D | | | | 074 | ROM | FLAG./104.AEP.ALAB...SP2...SEQBUS..GCRFNU.D |
| 015 | ROM | /0E5.AW40.ALAB.CALU.MYC...D | | | | 075 | ROM | /159..B5HR.CALU.MYC.SLQ...D |
| 016 | ROM | FLAG./100.AS5S.ALAB.CALU.QYC...D | | | | 076 | ROM | /1AA.ATEN.ACR.CALU.MYC...D |
| 017 | ROM | /1E9.ALAB...SYD.PYD...BUSR..D | | | | 077 | ROM | SNPLA./103.AEP.ALAB...SYD...D |
| 018 | ROM | FLAG./0E0.AWAD.ALAB...RBUS..GBOK.U | | | | 078 | ROM | /1E0.AEP.ALAB.CALU.MYC...RBUS.SEQB10..GKETCH.D |
| 019 | ROM | /0E0.AWAD.ALAB...SYD.PYD...D | | | | 079 | ROM | SNPLA./100.AEP.ALAB.CALU.MYC.QYC...D |
| 020 | ROM | /108.AW40.TWOA.CALU.MYC...D | | | | 080 | ROM | /1B8.AWRL.ASHR...CTPL..REPEAT..GCRDSR.D |
| 021 | ROM | /108.AW40.TWOA.CALU.MYC...PM2...GFKYZO.D | | | | 081 | ROM | FLAG./1C7.AWAD.ALAB...D |
| 022 | FTA | ..D | | | | 082 | ROM | SNPLA./100.ARR1.ALAB.CALU.MYC...D |
| 023 | ROM | ETAT./1FE...SEQBUS..GIDLE.D | | | | 083 | ROM | /169.AEP.ALAB.CALU.QYC...CTPL...D |
| 024 | ROM | FLAG./193.AEP.ALAB.CALU.MYC...GCRVZU.D | | | | 084 | ROM | FLAG./0B3..ZERO.CALU.MYC...BUSR.GBTMF.D |
| 025 | ROM | FLAG./158.AEP.ALAB.CALU.MYC.SLQ...GCRVZU.D | | | | 085 | ROM | /0A5.ARR2.TWOA.CALU.QYC...D |
| 026 | ROM | FLAG./178.ARR1.ALAB.CALU.QYC...D | | | | 086 | ROM | /095.ARR1.ALAB...WBUS..BUSR.GBTMF.D |
| 027 | ROM | /0CE.AWAL.ASHL...SLQ...CTPL..REPEAT..GCSEL.D | | | | 087 | ROM | /0FE.AWRZ.ALAB...D |
| 028 | ROM | /168.AEP.ALAB.CALU.MYC...D | | | | 088 | ROM | FLAG./0B3.AW40.ASHR.CALU.MYC...BUSR.GBTMF.D |
| 029 | ROM | FLAG./148.AEP.ALAB.CALU.MYC.SLQ...D | | | | 089 | ROM | /143.AEP.ALAB.CALU.MYC.SP2...WMEM.SEQBUS.BUSR.GCSEL.D |
| 030 | ROM | /000.ARR1.ALAB.CALU.QYC...D | | | | 090 | ROM | /160.AEP.ALAB.CALU.MYC...GFL0T.D |
| 031 | ROM | /0CE.AWAL.ASHR...SRQ...CTPL..REPEAT..GCRDSR.D | | | | 091 | ROM | /098...RBUS..GBOF.CRFL0 |
| 032 | FTA | AWRL.APB.CRADD | | | | 092 | ROM | /105..ZERO...SYD...GFSYS.D |
| 033 | ROM | /1E9.AEP.APB...SYD.PYD...BUSR..CRADD | | | | 093 | ROM | /1E9.AEP.APB...SYD.PYD...BUSR..D |
| 034 | ROM | /0EC.ARR2.ALAB...SYD...BUSR..D | | | | 094 | ROM | /0E7.AW40.ALAB.CALU.MYC...D |
| 035 | ROM | /0E8.ARR2.ALAB...SYD...BUSR..D | | | | 095 | ROM | SNPLA./100.ARR2.ALAB.CALU.QYC.SYD...D |
| 036 | ROM | /101.ARR1.APB...WMEM..BUSR..CRADD | | | | 096 | ROM | /008.AWAL.ASHL...SLQ...CTPL..REPEAT...D |
| 037 | ROM | /101.AZ.APLB1...WMEM..BUSR..CRADD | | | | 097 | ROM | FLAG./01F.AW40.ALAB...PYD...D |
| 038 | ROM | /077.AW40.TWOA.CALU.MYC...D | | | | 098 | ROM | /155..B5HR.CALU.MYC...PM2...D |
| 039 | ROM | /19E.AW15.AMB...SYD...GFTOVU.D | | | | 099 | ROM | /0CB.AEP.ALAB.CALU.QYC...D |
| 040 | ROM | FLAG./000.A7.ALAB.CALU.QYC...GAEXL.D | | | | 100 | ROM | /080...BUSR.GBEX.D |
| 041 | ROM | /0E3.ATEN.TWOA.CALU.MYC.QYC.PYD...D | | | | 101 | ROM | /08E...CB10.QYC.SP2...SEQBUS.BUSR..D |
| 042 | ROM | /159.AEP.AMB...SYD...GFTOVU.D | | | | 102 | ROM | /14F..B5HR.CALU.MYC...D |
| 043 | ROM | /145.AEP.ALAB...SYD...RBUS..BUSR.GBOK.D | | | | 103 | ROM | /152...CB10.MYC.SP2.PP2...SEQBUS...D |
| 044 | ROM | FLAG./1D2.AWCT.DB10..MYG..SM2.PM2.CTPL..SEQBUS...D | | | | 104 | ROM | /101.ARR1.ALAB...WMEM..BUSR.GBEX.D |
| 045 | ROM | /0DC.ALAB...SYD.PYD...BUSR..D | | | | 105 | ROM | /094.AWAZ.APB.CALU.MYC.QYC...D |
| 046 | ROM | /134..CLUR.MYC...GCSEL.D | | | | 106 | ROM | /1E9.AEP.ALAB...SYD...SEQBUS...D |
| 047 | ROM | FLAG./1C0.APUP.ALAB.CALU.QYC...D | | | | 107 | ROM | FLAG./150...SLQ.SP2...SEQBUS.BUSR.GBTMF.D |
| 048 | FTA | AWRL.AMB.CRSUB | | | | 108 | ROM | /140..B5HR.CALU.MYC...D |
| 049 | ROM | /1E9.AEP.AMB...SYD.PYD...BUSR..CRSUB | | | | 109 | ROM | /1E9.AEP.AMB...SYD.PYD...BUSR..D |
| 050 | ROM | SNPLA./100...CB10.MYC.QYC.CP2.PP2...SEARUS...D | | | | 110 | ROM | FLAG./170.AIPL.ALAB.CALU.MYC...WMEM...D |
| 051 | ROM | SNPLA./100...CB10.MYC.QYC.PP2...SEQBUS...D | | | | 111 | ROM | SNPLA./100...PP2...D |
| 052 | ROM | /101.ARR1.AMB...WMEM..BUSR..CRSUB | | | | 112 | ROM | /002.AWAL.ASHR...SRQ...CTPL..REPEAT..GCRDSR.D |
| 053 | ROM | FLAG./0BC.AEN.ALAB...GCRFNU.D | | | | 113 | ROM | FLAG./00F.AW40.ALAB...PYD...D |
| 054 | ROM | /077.AW40.TWOA.CALU.MYC...D | | | | 114 | ROM | /1E9.AEP.ALAB...SYD...SEQBUS..D |
| 055 | FTA | AWRL.AOB.D | | | | 115 | ROM | FLAG./148...SLQ.SP2...WMEM.SEQBUS.BUSR.GBOM.D |
| 056 | ROM | FLAG./000.AZ.ALAB.CALU.QYC...GAEXL.D | | | | 116 | ROM | /0BA..CB10.QYC.SP2...SEQBUS.BUSR..D |
| 057 | ROM | /0DE.ARR1.ALAB.CALU.QYC...D | | | | 117 | ROM | /1E9.AW15.DB10...SEQBUS...D |
| 058 | ROM | FLAG./1C4..B5HR.CALU.MYC...GCRFNU.D | | | | 118 | ROM | /142...CB10.MYC.SP2.PP2...SEQBUS...D |
| 059 | ROM | ETAT./1FF.AEP.ALAB...SYD...D | | | | 119 | ROM | /130..B5HR...SYD...SEQBUS...D |
| 060 | ROM | FLAG./1C2.AWCT.DB10...SP2.PM2.CTPL..SEQBUS..GCRVML.D | | | | 120 | ROM | /1E9.AW15.ALAB.CALU.MYC.QYC...D |
| 061 | ROM | /0DC.ALAB...SYD.PYD...BUSR..D | | | | 121 | ROM | /088.AWAZ.AMB.CALU.MYC.QYC...D |
| 062 | ROM | /15F.AW40.ACR...PYD...D | | | | 122 | ROM | /09E.AZ.APLB1.CALU.MYC...BUSR.GCRVML.CRADD |
| 063 | ROM | FLAG./1B0...SLQ...RBUS..GBOK.U | | | | 123 | ROM | /1E9.AWAZ.ALAB...BUSR.GCRVML.CALOG |
| 064 | FTA | AWRL.AANDB.CALOG | | | | | | |
| 065 | ROM | FLAG./1C8.APSW.AHND.B.CALU.MYC...BUSR..D | | | | | | |
| 066 | ROM | /0F0...CB10.MYC...PP2...SEQBUS...D | | | | | | |
| 067 | ROM | /0F5...CB10.MYC...PP2...SEQBUS...D | | | | | | |
| 068 | ROM | /101.ARR1.AANDB...WMEM..BUSR..CRLOG | | | | | | |
| 069 | ROM | /101..ZERO...WMEM..BUSR..D | | | | | | |
| 070 | FTA | ARR1.AANDB.CALOG | | | | | | |
| 071 | ROM | /1E9...BUSR..CRFLO | | | | | | |
| 072 | ROM | FLAG./1A6.ARR1.DIVALU...GCRFNU.D | | | | | | |
| 073 | ROM | FLAG./140.ARR1.AXB.CALU.MYC.QYC...D | | | | | | |
| 074 | ROM | /0E2.AEP.AMB.CALU.MYC...D | | | | | | |
| 075 | ROM | FLAG./1B5.AWRL.TWOA...PP2...D | | | | | | |
| 076 | ROM | FLAG./1B2.ARR1.ALAB...SP2.PM2.CTPL..WMEM.SEQBUS...D | | | | | | |
| 077 | ROM | /1E9..ALUB...SYD.PYD...BUSR..D | | | | | | |
| 078 | ROM | FLAG./1A8...SLQ...GFRZU.D | | | | | | |
| 079 | ROM | /172..DB10.CB10.MYC...WMEM.SEQBUS..GBCP.D | | | | | | |
| 080 | FTA | AWRL.AOB.CALOG | | | | | | |
| 081 | ROM | FLAG./1B8.APSW.AOB.CALU.MYC...D | | | | | | |
| 082 | ROM | /0EC..DB10...SYD.PP2...SEQBUS.BUSR..D | | | | | | |
| 083 | ROM | /0E8..DB10...SYD.PP2...SEQBUS.BUSR..D | | | | | | |
| 084 | ROM | /101.ARR1.AOB...WMEM..BUSR..CRLOG | | | | | | |
| 085 | ROM | /0A8.AWAD.B5HR..MYG...D | | | | | | |
| 086 | ROM | FLAG./1A0...SLQ...D | | | | | | |
| 087 | ROM | FLAG./190.AS5S.TWOA.CALU.QYC...GBCP.D | | | | | | |
| 088 | ROM | /1A6.AWAL.DIVALU...D | | | | | | |
| 089 | ROM | FLAG./140.ARR1.AXB.CALU.MYC.QYC...D | | | | | | |
| 090 | ROM | /0E2.AEP.AMB.CALU.MYC...D | | | | | | |
| 091 | ROM | FLAG./1A5.AWRL.ASHR...SRQ..PP2...GCRDSR.D | | | | | | |
| 092 | ROM | FLAG./1A2.ARR1.ALAB...SM2.PM2.CTPL..WMEM.SEQBUS...D | | | | | | |
| 093 | ROM | /0B8..ALUB..MYG..SYD.PYD...D | | | | | | |
| 094 | ROM | /198...SLQ...D | | | | | | |
| 095 | ROM | /1FF.APSW.ALAB.CALU.MYC...D | | | | | | |
| 096 | FTA | AWRL.AXB.CALOG | | | | | | |
| 097 | ROM | /047.APSW.ALAB.CALU.MYC.SP2...GFSYS.D | | | | | | |
| 098 | ROM | /0FC...CB10.MYC...SEQBUS...D | | | | | | |
| 099 | ROM | /0F4...CB10.MYC...SEQBUS...D | | | | | | |
| 100 | ROM | /101.ARR1.AXB...WMEM..BUSR..CRLOG | | | | | | |
| 101 | FTA | AWAZ.B5HR.D | | | | | | |
| 102 | FTA | ARR1.AXB.CALOG | | | | | | |
| 103 | ROM | /180.AWAD.ALAB..MYG...D | | | | | | |
| 104 | ROM | FLAG./000.AZ.ALAB.CALU.QYC...GAEXL.D | | | | | | |
| 105 | ROM | /05F.ARR2.ALAB.CALU.QYC.PYD...D | | | | | | |
| 106 | ROM | /006.ALAB...PM2...D | | | | | | |
| 107 | ROM | FLAG./195.AWAL.ASHL...SLQ..PP2...D | | | | | | |
| 108 | ROM | /0E4.AWRL.TWOA...CTPL..REPEAT...D | | | | | | |
| 109 | ROM | FLAG./1D7.AWAD.ALAB...D | | | | | | |
| 110 | ROM | /1FF..DB10.CB10.MYC.SP2.PP2...SEQBUS...D | | | | | | |
| 111 | ROM | /1FF..DB10.CB10.MYC...SEQBUS...D | | | | | | |
| 112 | ROM | SNPLA./100.ARI215...GCTLD.D | | | | | | |
| 113 | ROM | /18F.ARA2.ALAB.CALU.QYC...GFKYZO.D | | | | | | |
| 114 | ROM | /1A0..DB10...SYD...SEQBUS.BUSR..D | | | | | | |
| 115 | ROM | /1AC..DB10...SYD...SEQBUS.BUSR..D | | | | | | |
| 116 | FTA | ARR1.ALAB.CALOG | | | | | | |
| 117 | ROM | /0DC.ARA2.ALAB...BUSR.GCRFNU.D | | | | | | |
| 118 | ROM | /09C.AWAL.DSUB...BUSR..CRSUB | | | | | | |
| 119 | ROM | /1C5.AW40.ALAB.CALU.MYC...D | | | | | | |
| 120 | ROM | /0CT.AEP.ALAB.CALU.MYC.CTPL...D | | | | | | |
| 121 | ROM | /150.AW40.ASHR.CALU.QYC...GBTMF.D | | | | | | |
| 122 | ROM | /195.AWAL.ASHL...SLQ...D | | | | | | |
| 123 | ROM | FLAG./1B5.AWAL.ASHR...SRQ..PP2...GCRDSR.D | | | | | | |
| 124 | ROM | /0C5.AEP.ALAB.CALU.MYC.CTPL...D | | | | | | |
| 125 | ROM | /148.AW40.ASHR.CALU.QYC...WEXM...GBOM.D | | | | | | |
| 126 | ROM | /0C3.AEP.ALAB.CALU.MYC.CTPL...D | | | | | | |
| 127 | ROM | FLAG./1F4..BCR.CALU.QYC...GCRFNU | | | | | | |
| 128 | ROM | /008.ALAB...SYD...D | | | | | | |
| 129 | ROM | /100...D | | | | | | |
| 130 | ROM | /1B2.AWAZ.DB10...RBUS.SEQB10...D | | | | | | |
| 131 | ROM | SNPLA./100.AWAZ.ALAB.CALU.MYC.QYC...D | | | | | | |
| 132 | ROM | /1B8.AWRL.TWOA...CTPL..REPEAT...D | | | | | | |
| 133 | ROM | /1B8.AWRL.ASHL...SLQ...CTPL..REPEAT..GCSEL.D | | | | | | |
| 134 | ROM | /169...CTPL...D | | | | | | |
| 135 | ROM | /179.ARR2.ALAB.CALU.QYC...GCTLD.D | | | | | | |
| 136 | ROM | FLAG./0B3..7FRU.CALU.MYC...BUSR.GBTMF.D | | | | | | |
| 137 | ROM | /0B8.AWAL.ZERO.CALU.QYC...GCRVZU.D | | | | | | |
| 138 | ROM | /130.AWAL.ALAB...WBUS..BUSR..D | | | | | | |
| 139 | ROM | FLAG./000.AZ.ALAB.CALU.QYC...GAEXL.D | | | | | | |
| 140 | ROM | FLAG./0AB.ATEN.ACR.CALU.MYC.QYC...GBOF.D | | | | | | |
| 141 | ROM | /1A2...SEQBUS..GFRZU.D | | | | | | |
| 142 | ROM | FLAG./104.AEP.ALAB...SP2...SEQBUS..GCRFNU.D | | | | | | |
| 143 | ROM | /159..B5HR.CALU.MYC.SLQ...D | | | | | | |
| 144 | ROM | /1AA.ATEN.ACR.CALU.MYC...D | | | | | | |
| 145 | ROM | SNPLA./103.AEP.ALAB...SYD...D | | | | | | |
| 146 | ROM | /1E0.AEP.ALAB.CALU.MYC...RBUS.SEQB10..GKETCH.D | | | | | | |
| 147 | ROM | SNPLA./100.AEP.ALAB.CALU.MYC.QYC...D | | | | | | |
| 148 | ROM | /1B8.AWRL.ASHR...CTPL..REPEAT..GCRDSR.D | | | | | | |
| 149 | ROM | FLAG./1C7.AWAD.ALAB...D | | | | | | |
| 150 | ROM | SNPLA./100.ARR1.ALAB.CALU.MYC...D | | | | | | |
| 151 | ROM | /169.AEP.ALAB.CALU.QYC...CTPL...D | | | | | | |
| 152 | ROM | FLAG./0B3..ZERO.CALU.MYC...BUSR.GBTMF.D | | | | | | |
| 153 | ROM | /0A5.ARR2.TWOA.CALU.QYC...D | | | | | | |
| 154 | ROM | /095.ARR1.ALAB...WBUS..BUSR.GBTMF.D | | | | | | |
| 155 | ROM | /0FE.AWRZ.ALAB...D | | | | | | |
| 156 | ROM | FLAG./0B3.AW40.ASHR.CALU.MYC...BUSR.GBTMF.D | | | | | | |
| 157 | ROM | /143.AEP.ALAB.CALU.MYC.SP2...WMEM.SEQBUS.BUSR.GCSEL.D | | | | | | |
| 158 | ROM | /160.AEP.ALAB.CALU.MYC...GFL0T.D | | | | | | |
| 159 | ROM | /098...RBUS..GBOF.CRFL0 | | | | | | |
| 160 | ROM | /105..ZERO...SYD...GFSYS.D | | | | | | |
| 161 | ROM | /1E9.AEP.APB...SYD.PYD...BUSR..D | | | | | | |
| 162 | ROM | /0E7.AW40.ALAB.CALU.MYC...D | | | | | | |
| 163 | ROM | SNPLA./100.ARR2.ALAB.CALU.QYC.SY | | | | | | |

Table 2-4A contd.

| ADD | | ADD | | ADD | |
|-----|--|-----|--|-----|---|
| 0C0 | FTA AWR1.ALB.D | 100 | ROM /03F.....GFYS.D | 140 | ROM /07E.....RBUS.....GBOK.O |
| 0C1 | ROM /1E9.ALB.....SYD.PYD.....BUSR..D | 101 | ROM /19A.ARAO.ALB.....MYQ.....PYD.....BUSR..D | 141 | ROM /1E9.AWR2.AMB.....BUSR.GFSTOV.O |
| 0C2 | ROM /135.BCR.....BUSR.GFPLR.O | 102 | ROM /0EC.ARR2.APB.....SYD.....BUSR..D | 142 | ROM /1CF.AWR1.ZERO.....BUSR..D |
| 0C3 | ROM /0EE.....CB10.MYC.....PP2.....SEGBUS...D | 103 | ROM /140.ARR2.APB.....SYD.....BUSR..D | 143 | ROM /101.AZ.AMB.....UMEM.....BUSR..CRSUB |
| 0C4 | ROM /0VF.AWR2.APB.....D | 104 | ROM /003.....CB10.MYC.....RBUS.SEOB10...D | 144 | ROM /188.ALB.....WBUS.SEOB10...CRIO |
| 0C5 | ROM /1E9.ARAO.ALB.....SYD.PYD.....BUSR..D | 105 | ROM FLAG./004.ARAO.ALB.....GCRFNU.O | 145 | ROM /087.ARA2.ALB.....GCRFNU.O |
| 0C6 | ROM /088.ARR1.ALB.CALU..GVC.....D | 106 | ROM FLAG./000.AZ.ALB.CALU..GVC.....GAEXL.O | 146 | ROM FLAG./01C.ATWO.APB.MYC.....GCRFNU.O |
| 0C7 | FTA AWR1.AMB.CRCMP | 107 | ROM /066.....BSHR.CALU.MYC.....D | 147 | ROM /018.....SLQ.....D |
| 0C8 | ROM /086.ARR1.ACR.CLUR.MYC.....BUSR.GBCH.O | 108 | ROM FLAG./000.AZ.ALB.CALU..GVC.....GAEXL.O | 148 | ROM /086.AWA1.MULTI...SRQ...CTP1...REPEAT...D |
| 0C9 | FTA AWR1.BCR.O | 109 | ROM /04B.ARR2.ALB.....PYD.....D | 149 | ROM /085.AWA1.MULTI...MYQ.....GMULTI.O |
| 0CA | ROM /1E9.DB10.....SYD.PYD.....SEGBUS.BUSR..D | 10A | ROM /0E8.ARR2.APB.....SYD.....BUSR..D | 14A | ROM /084.AWA2.BSHR.....D |
| 0CB | ROM /132.....GFYS.D | 10B | ROM /14C.ARR2.APB.....SYD.....BUSR..D | 14B | ROM /007.ARA2.ALB.....GCRFNU.O |
| 0CC | ROM /101.ARR1.ALB.....UMEM.....BUSR.GBCH.O | 10C | ROM /04A.ATWO.ALB.CALU.MYC.GVC.....D | 14C | ROM /0AD.ALB.....SRQ.SP2.....SEGBUS.BUSR.GBTHF.D |
| 0CD | ROM /130.....BSHR.....SYD.....GFKYZO.O | 10D | ROM /1E9.ARAO.ALB.....SYD.PYD.....BUSR..D | 14D | ROM /042.....SP2.....SEGBUS.BUSR.GBTHF.D |
| 0CE | ROM FLAG./128.ARAO.APB.CLUR.MYC.SLQ.....D | 10E | ROM /1E8.ARAO.AMB.....PYD.....D | 14E | ROM /053.ATWO.ASHR..MYC.GVC.SM2.PM2..UMEM...D |
| 0CF | ROM /16E.....C10R.MYC.GVC.....WBUS.SEOB10..GFETCH.O | 10F | ROM /125.ATWO.TWOA.CALU..GVC.....D | 14F | ROM /04C.AWA1.ALB.....SM2.PM2.....D |
| 0D0 | ROM FLAG./000.AZ.ALB.CALU..GVC.....GAEXL.O | 110 | ROM /00F.....GFRZO.D | 150 | ROM /09F.....GFRZO.D |
| 0D1 | ROM FLAG./000.AZ.ALB.CALU..GVC.....GAEXL.O | 111 | ROM SNPLA./100.ARR2.APB.CALU..GVC.SYD.....D | 151 | ROM /0A1.AWA1.BCR..MYC.GVC.....D |
| 0D2 | ROM /125.AWR2.ALB.....D | 112 | ROM /12C.ARR2.APB.....SYD.....BUSR..D | 152 | ROM FLAG./030.....MYQ.SP2.....SEGBUS.BUSR.GBTHF.D |
| 0D3 | ROM SNPLA./100.DB10.CB10..GVC.SYD.PP2.....SEGBUS...D | 113 | ROM SNPLA./100.AEP.ALB.CB10.MYC.GVC.SYD.....SEGBUS...D | 153 | ROM /173.ARAO.TWOA.....SYD.....D |
| 0D4 | ROM FLAG./118.AWA2.AMB.CB10.MYC.SYD.....SEGBUS..GMOVE.O | 114 | ROM /048.AWA2.APB.CB10.MYC.SYD.....SEGBUS..GMOVE.O | 154 | ROM /010.BINV.CALU..GVC.SP2.....WEXM.SEOBUS.BUSR.GBOF.O |
| 0D5 | ROM /056.AWA1.APB.....D | 115 | ROM /056.AWA2.APB.....D | 155 | ROM /010.....SP2.....WEXM.SEOBUS.BUSR.GBOF.O |
| 0D6 | ROM FLAG./120.....SLQ.....D | 116 | ROM /04E.ATEN.ALB.MYC.....GFRZO.D | 156 | ROM /0E9.....D |
| 0D7 | ROM FLAG./0F8..BCR.CALU..GVC.....D | 117 | ROM SNPLA./100.....CB10.MYC.GVC.....SEGBUS...D | 157 | ROM /0A7.ARAO.AOB.....SYD.....RBUS.....BUSR.GBTHF.D |
| 0D8 | FTA AWR1.AMB.CRCMP | 118 | ROM /0EC.AWR2.APB.....SYD.....BUSR..D | 158 | ROM /0A6.AWR1.DB10.C10R.MYC.....SEGBUS..GCSL.CR10 |
| 0D9 | FTA AEP.AMB.CRCMP | 119 | ROM /1F3.AWR2.AMB.....GFRSTOV.O | 159 | ROM /188.AWR1.AOB.....SLQ.....D |
| 0DA | ROM /124.APSW.ALB.CALU.MYC.....GFYS.D | 11A | ROM /1F2.AWR2.AMB.....GFRSTOV.O | 15A | ROM /0A4.AWA1.ALB.....GCRVZO.D |
| 0DB | ROM /122.AR15.ALB.....SYD.....WEXM.BUSR.GBOM.O | 11B | ROM /1E9.ARR1.ALB.....BUSR.GCRVML.CRLOG | 15B | ROM /0A3.AWA1.DIVSH..SLQ...CTP1...GCRDSR.O |
| 0DC | ROM /08C.ARR1.ALB.CALU..GVC.....BUSR.GBCH.O | 11C | ROM FLAG./185.ARR1.ALB.....D | 15C | ROM /0A2.AWA1.DIVSH..SLQ...CTP1...REPEAT...D |
| 0DD | ROM /110.ALB.....MYQ.SM2..UMEM.SEOBUS.BUSR..D | 11D | ROM /13A.AWR2.BSHR.....D | 15D | ROM FLAG./186.AWA1.DIVALU..SLQ...GCRFNU.O |
| 0DE | ROM FLAG./118.....SLQ.....D | 11E | ROM /1EC.AW1215.DB10.....RBUS.SEOB10...D | 15E | ROM /0A0.ATWO.APB.CLUR.MYC.....PYD.....D |
| 0DF | ROM FLAG./0F8..BCR.CALU..GVC.....D | 11F | ROM /1FF.AR1215.ALB.MYC.....GFKYZO.O | 15F | ROM /091.AWA2.BCR.....SRQ.....D |
| 0E0 | ROM /07B.ALB.....SYD.....D | 120 | ROM /009.....RBUS.....GBOK.O | 160 | ROM /039.....RBUS.....GBOK.O |
| 0E1 | ROM FLAG./197.AEP.ALB.CALU.MYC.....D | 121 | ROM FLAG./145.ATEN.TWOA.CALU.MYC.....PYD.....D | 161 | FTA AWA2.ALB.D |
| 0E2 | ROM /117.ATWO.APB.CALU.MYC.SM2..WEXM.SEOBUS.BUSR.GBOM.O | 122 | ROM /188.AWR1.ASHR.....SRQ...CTP1...REPEAT..GCRDSR.O | 162 | ROM /09F.....D |
| 0E3 | ROM /0E0.....CB10.MYC.....SEGBUS...D | 123 | FTA ARA1.ALB.CRLOG | 163 | ROM /033.AZ.ALB.MYC.....D |
| 0E4 | ROM /057.ALB.....MYQ.PM2..UMEM.BUSR..D | 124 | ROM /00A.....MYQ.....D | 164 | ROM /09A.AWA1.DB10.....RBUS.SEOB10..GBOF.U |
| 0E5 | ROM /057.ALB.....MYQ.PM2..UMEM.BUSR.GBEX.O | 125 | ROM /007.AWA2.BSHR.CALU.MYC.....GCRFNU.O | 165 | ROM /170.....RBUS.....BUSR.GBOF.O |
| 0E6 | ROM FLAG./108.....SLQ.....D | 126 | ROM /019.BINV.MYC.....D | 166 | ROM /022.AWCT.ALB.....CTP1...D |
| 0E7 | ROM FLAG./0F8..BCR.CALU..GVC.....D | 127 | ROM ETAT./07E..ALB.CALU..GVC.....SEGBUS...D | 167 | ROM /023.AWCT.ALB.....SLQ...CTP1...D |
| 0E8 | ROM /132.AW15.AMB.C10R.MYC.....RBUS.SEOB10..GFSTOV.O | 128 | ROM /1E9.ARA1.ALB.....BUSR.GCRVML.CRLOG | 168 | ROM ETAT./0DE.....SEGBUS...D |
| 0E9 | ROM /1E9.AEP.ALB.....SYD.....SEGBUS.BUSR..CRRTN | 129 | ROM /144.AEP.ASHR.CALU.MYC.....D | 169 | ROM FLAG./09C.APSW.AANDB.....GCRFNU.O |
| 0EA | ROM /110.ATEN.TWOA.CALU..GVC.PM2.....D | 12A | ROM /041.ARA1.ACR.CLUR.MYC.....D | 16A | ROM /030.ARA2.ALB.....WBUS.SEOBUS.BUSR.GBTHF.D |
| 0EB | ROM /073.AEP.ALB.CB10.MYC.GVC.SYD.....SEGBUS..GFPLR.CRTN | 12B | ROM FLAG./034.ARA2.ALB.....GCRFNU.O | 16B | ROM /093.AWA2.TWOA.....GCRFNU.O |
| 0EC | ROM /02E.ATWO.TWOA.CALU.MYC.....D | 12C | ROM /043..BCR.....SYD.....WBUS...D | 16C | ROM /092.AWA1.DADD.....BUSR..CRADD |
| 0ED | ROM FLAG./130.AWA0.ALB.....WBUS...D | 12D | ROM /0CE..ZERO.....SRQ.....D | 16D | FTA AWA2.ASHR.O |
| 0EE | ROM /06B.ATWO.TWOA.CALU.MYC.....D | 12E | ROM /115.ATWO.TWOA.CALU.MYC.....PM2.....D | 16E | ROM /090.AEP.TWOA.MYC.....D |
| 0EF | ROM /100.AW15.AMB.....SLQ.SYD.....GFSTOV.O | 12F | ROM /115.ATWO.TWOA.CALU.MYC.....D | 16F | ROM /081.AEP.APB.MYC.....PYD.....D |
| 0F0 | ROM /04E.ATEN.ACR.CALU.MYC.....D | 130 | ROM /0BF.....GFRZO.D | 170 | ROM /019.BSHR.CALU.MYC.....D |
| 0F1 | ROM FLAG./0F7.AEP.ALB.CALU.MYC.....D | 131 | ROM /0C0.....MYQ.....D | 171 | ROM /152.AEP.ALB.CB10.MYC.SYD.....SEGBUS...D |
| 0F2 | ROM /105.APSW.ALB.....SLQ.SP2..UMEM..BUSR.GFYS.D | 132 | ROM /0DC.AWA2.ALB.....BUSR.GCRFNU.O | 172 | ROM /1F7.AEP.ALB.CB10.MYC.SYD.....SEGBUS.BUSR..D |
| 0F3 | ROM /12C..DB10.....SYD.....SEGBUS.BUSR..D | 133 | ROM /03A.....MYQ.....D | 173 | ROM /08A.AEP.ALB.C10R..GVC.SYD.....SEGBUS...D |
| 0F4 | ROM /0EB.ARA1.ALB.....SYD.....BUSR..D | 134 | ROM /0CA.AEN.ALB.CALU.MYC.....PYD.CTP1...D | 174 | ROM /189.AWA2.TWOA.....GCRFNU.O |
| 0F5 | ROM /0EB.ARA1.ALB.....SYD.....BUSR.GBEX.O | 135 | ROM /1D3.AWR2.APB.....SYD.PM2.....BUSR..D | 175 | ROM /142.AEP.ALB.CB10.MYC.SYD.....SEGBUS...D |
| 0F6 | ROM FLAG./0F8..BCR.CALU..GVC.....D | 136 | ROM /0E9.....D | 176 | ROM /0E9.....D |
| 0F7 | ROM FLAG./000.AZ.ALB.CALU..GVC.....GAEXL.O | 137 | ROM /0C7.AEP.APB.CALU.MYC.....CTP1...D | 177 | ROM /087.AWA0.ALB.....MYQ.....BUSR..D |
| 0F8 | ROM /0CA.AEN.ALB.CALU.MYC.....PM2.....D | 138 | ROM /0C6.AEN.ALB.....PYD.....D | 178 | FTA ARAO.AMB.CRCMP |
| 0F9 | FTA AWR1.BINV.CRLOG | 139 | ROM /1C3.ARR2.ALB.CALU..GVC.PM2.....BUSR..D | 179 | ROM /104.AEP.ALB.....MYQ.SP2..UMEM.SEOBUS.BUSR..D |
| 0FA | ROM /104.AEP.ALB.....MYQ.SP2..UMEM.SEOBUS.BUSR..D | 13A | ROM /0C4.AEN.ALB.....PYD.....D | 17A | ROM /027..ZERO.....MYQ.SRQ.....D |
| 0FB | ROM /103.ALB.....SYD.....SEGBUS...D | 13B | ROM /1B3.ARCT.ALB.....PM2.CTP1..UMEM..BUSR..D | 17B | ROM /026.ALB.....MYQ.....PYD.....D |
| 0FC | ROM /135.....SM2.....BUSR..D | 13C | ROM /0C2.AEN.ALB.CALU..GVC.....PYD.....D | 17C | ROM /1C8.AEP.ALB.....SYD.....BUSR..D |
| 0FD | ROM /101.BINV.....UMEM..BUSR..CRLOG | 13D | ROM /1A3.ARCT.ALB.....PM2.CTP1..UMEM..BUSR..D | 17D | FTA AWR1.AOB.O |
| 0FE | ROM /1E9.AEP.ALB.....SYD.....SEGBUS.BUSR..D | 13E | ROM FLAG./00A.AEP.ALB.....UMEM...D | 17E | ROM /0A0.AEP.APB.....PYD..WBUS...D |
| 0FF | ROM FLAG./000.AZ.ALB.CALU..GVC.....GAEXL.O | 13F | ROM /053.ARA1.TWOA.MYC.GVC.SM2.PM2..UMEM...D | 17F | ROM /18E.AWA0.ZERO.....SEGB10..GFETCH.O |

Table 2-4A contd.

| ADD. | | | ADD. | | |
|------|-----|---|------|-----|--|
| 180 | ROM | /028...MYO...REBUS...GBOK.U | 1C0 | ROM | /1E8...REBUS...GBOK.U |
| 181 | ROM | /020...CB10.MYC...SEQBUS...D | 1C1 | ROM | /037.AWAL.AMB...D |
| 182 | ROM | /050...MYO...D | 1C2 | ROM | FLAG./02C.BSHR..MYC.QYC...GCRFNU.D |
| 183 | ROM | /0E9...D | 1C3 | ROM | /085.ATW0.ACR..MYC.QYC...GFRZO.D |
| 184 | ROM | /07A.ARR1.ALUA...WBUS..BUSR.GBTME:0 | 1C4 | ROM | FLAG./0F1.AWR2.ALUB..MYO...D |
| 185 | ROM | /188.ARR1.ALUA...WBUS..SEQBUS...D | 1C5 | ROM | /188.AWR1.DB10.CB10...SEQBUS...CRKIN |
| 186 | ROM | FLAG./054.ARI5.AMB...SRQ...GCRFNU.D | 1C6 | ROM | /0CC...CB10..QYC...SEQBUS...D |
| 187 | ROM | FLAG./064.ARC1.AMB...SLQ...CIP1...GCRFNU.D | 1C7 | ROM | /029...ALUB.CLUR.MYC...WBUS...D |
| 188 | ROM | /076.AWR2.APB...SYD...BUSR...D | 1C8 | ROM | /036.AWAZ.AMB...D |
| 189 | ROM | SNPLA./100...DB10...SM2.PYD...SEQBUS..BUSR...D | 1C9 | ROM | /03B.ATW0.APB.CALU.MYC...D |
| 18A | ROM | /09F...D | 1CA | ROM | /09F...D |
| 18B | ROM | /01B..ZERO...SRQ..PM2...D | 1CB | ROM | /071.ATW0.ASHR..MYC...D |
| 18C | ROM | /072.ATW0.APB.CALU.MYC...GFENB.D | 1CC | ROM | /07F..BINV...QYC...D |
| 18D | ROM | /06E.AWAZ.BINV..MYG...D | 1CD | ROM | /098.ATW0.ASHR..MYC.QYC...GFRZO.D |
| 18E | ROM | FLAG./024.ARA1.AXB...GCRFNU.D | 1CE | ROM | /0AC.AWAZ.ALUB...SEQBUS..GFL0T.U |
| 18F | ROM | /061.ATW0.APLB1..MYC...D | 1CF | ROM | /188.AEP.ALUA...SYD...SEQBUS..GFL0T.U |
| 190 | ROM | /019..BINV..MYC...D | 1D0 | ROM | /02F...D |
| 191 | ROM | /18E.ARA0.A0B.CLUR.MYC.QYC...D | 1D1 | ROM | /06A.AWR1.AMB...SYD...D |
| 192 | ROM | /09F...D | 1D2 | ROM | FLAG./07C.BSHR..MYC.SRQ...GCRFNU.D |
| 193 | ROM | FLAG./002...CB10.MYC...SEQBUS...D | 1D3 | ROM | /032.ARA0...GCTLD.D |
| 194 | ROM | /06A.AWR1.AMB...SYD...GFSTOV.D | 1D4 | ROM | FLAG./0EA.AWAL.APB...SYD...SEQBUS..GMOVE.D |
| 195 | ROM | /068.APSW.ALUA...SP2...WMEM..BUSR...D | 1D5 | ROM | FLAG./0EA.AWAL.APB...SYD...SEQBUS..GBEX.D |
| 196 | ROM | /0F9...D | 1D6 | ROM | ETAT./09E...SEQBUS...D |
| 197 | ROM | /067.AEP.ALUA..MYO..SP2...WMEM..SEQBUS..BUSR...D | 1D7 | ROM | FLAG./008..ALUB.CB10..QYC...WBUS..SEQBUS...D |
| 198 | ROM | /1E9..ALUB...SYD.PYD...SEQBUS..BUSR...D | 1D8 | ROM | FLAG./084.ATEN.AXB...GCRFNU.D |
| 199 | ROM | /05E..BSHR.CALU.MYC...D | 1D9 | ROM | /017.AEP.AMB...PYD...D |
| 19A | ROM | /09F...D | 1DA | ROM | /09F...D |
| 19B | ROM | FLAG./078...MYO...D | 1DB | ROM | /070.ATEN.TW0A..MYC...D |
| 19C | ROM | FLAG./05C.AEP.AXB...SM2.PM2...GCRFNU.D | 1DC | ROM | FLAG./098...MYO...D |
| 19D | ROM | /0FB...REBUS...GBOK.G | 1DD | ROM | /078.ATW0.ASHR..MYC.QYC...D |
| 19E | ROM | /060.AWAZ.BCR..MYC...D | 1DE | ROM | FLAG./0DC..BINV...D |
| 19F | ROM | /051.AEP.APB...MYD..WBUS...D | 1DF | ROM | /049..ALUB...WBUS...D |
| 1A0 | ROM | FLAG./13A.AWAZ.ALUB..MYO..PM2...D | 1E0 | ROM | /100..ALUB...PYD...D |
| 1A1 | ROM | FLAG./174.ATEN.AXB...GCRFNU.D | 1E1 | ROM | FLAG./195.ARA1.ALUA...D |
| 1A2 | ROM | /09F...D | 1E2 | ROM | /09F...D |
| 1A3 | ROM | FLAG./062...CB10.MYC...SEQBUS...D | 1E3 | ROM | /021..BINV..MYC...D |
| 1A4 | ROM | /05A.ARR2.AMB.CALU.MYC...D | 1E4 | ROM | FLAG./01A...PM2...D |
| 1A5 | ROM | /12B.AWAL.APB..MYO..SYD...BUSR...D | 1E5 | ROM | /033...MYO...D |
| 1A6 | ROM | /096.ATW0.ACR.CALU.MYC...WBUS..SEQB10..6FKYZO.CRI0.TMP.T. | 1E6 | ROM | FLAG./04C..BSHR..MYC...GCRFNU.D |
| 1A7 | ROM | FLAG./058...SLQ...WBUS..GTHP.D | 1E7 | ROM | /04C...MYO...D |
| 1A8 | ROM | FLAG./12A.AWAL.AMB...SYD...SEQBUS..GMOVE.D | 1E8 | ROM | /016.AEP.APB.CALU.MYC.SRQ...D |
| 1A9 | ROM | /13A.AWR2.ZERO...D | 1E9 | ROM | FLAG./074.ATEN.AXB...GCRFNU.D |
| 1AA | ROM | /09F...D | 1EA | ROM | /09F...D |
| 1AB | ROM | /013.AWAZ.FORA...D | 1EB | ROM | /033.ATEN.ASHR.CALU.MYC...D |
| 1AC | ROM | FLAG./052..ALUB...SM2.PM2..WMEM..SEQBUS...D | 1EC | ROM | /012.ATEN.ALUA..MYC.QYC...D |
| 1AD | ROM | /080.ARA0.ALUA...SYD.PYD...D | 1ED | ROM | FLAG./044.ARA2.AMB...SRQ...GCRFNU.D |
| 1AE | ROM | SNPLA./1FF.AWAL.ALUB.CIOR.MYC.QYC..PM2...SEQB10..6FETCH.D.TRB | 1EE | ROM | /1E9.AEP.ALUA...SYD...SEQBUS...CRFLO |
| 1AF | ROM | /081.AWAZ.ALUB...SYD.PYD...GFRZO.D | 1EF | ROM | FLAG./010...SLQ.SP2...WEXM..SEQBUS..BUSR..GBOF.D |
| 1B0 | ROM | /058.ATW0.ALUA.CALU.MYC.QYC...D | 1F0 | ROM | /100..ALUB...PYD...D |
| 1B1 | ROM | /046.AWAZ.BSHR..MYO...D | 1F1 | ROM | FLAG./185.AWAL.ASHR...SRQ...GCRDSR.D |
| 1B2 | ROM | FLAG./03C..BSHR..MYC...GCRFNU.D | 1F2 | ROM | /09F...D |
| 1B3 | ROM | FLAG./086.ATW0.A0B..MYC.QYC...GFRZO.D | 1F3 | ROM | /07F...D |
| 1B4 | ROM | FLAG./0F2.AWAZ.ALUB...PM2...D | 1F4 | ROM | /0C1...SM2.PM2...SEQBUS...D |
| 1B5 | ROM | FLAG./10B.AWAZ.AMB...D | 1F5 | ROM | /063..ALUB...SYD.PYD...D |
| 1B6 | ROM | ETAT./0BE...SEQBUS...D | 1F6 | ROM | /097..DB10...WBUS..SEQBUS...D |
| 1B7 | ROM | FLAG./02R..ALUB..MYO..PM2..WMEM..BUSR...D | 1F7 | ROM | /08B.ARR1.ALUA.CALU.MYC...WBUS..BUSR..GBTMP.D |
| 1B8 | ROM | /162..ALUB...WMEM..BUSR...D | 1F8 | ROM | /036.AEP.ALUA.CALU.MYC...GCTLD.D |
| 1B9 | ROM | /03A.ARA0.A0B...SYD...REBUS..BUSR..GBTME.D | 1F9 | ROM | /007.AWAL.AMB...PP2...GCTLD.D |
| 1BA | ROM | /09F...D | 1FA | ROM | /03E.AEP.ALUA.CALU.MYC...GCTLD.D |
| 1BB | ROM | /01A..ZERO...SRQ...D | 1FB | ROM | /005.AWAL.APB...PP2...GCTLD.D |
| 1BC | ROM | /058.ATEN.ALUA.CALU..QYC...WBUS..SEQB10..6FETCH.D | 1FC | ROM | FLAG./06C.ARA1.AXB...SM2.PM2...GCRFNU.D |
| 1BD | ROM | /083...SP2...SEQBUS..BUSR..GBTMP.D | 1FD | ROM | FLAG./0C0.ARA0.ALUA.CALU.MYC..SYD.PYD...D |
| 1BE | ROM | /040...BCR..MYC...6FKYZO.D | 1FE | ROM | /120.ATW0.TW0A.CALU.MYC.QYC...GCTLD.D |
| 1BF | ROM | FLAG./014.AEP.AXB..MYO...GCRFNU.D | 1FF | ROM | /125.ATW0.TW0A.CALU..QYC...GCTLD.D |

Table -4B Control-ROM Microinstruction Listing P856

| ADD | | ADD | | ADD | |
|-----|--|-----|---|-----|--|
| 000 | ROM /1E8.ARI5.ALUB.CALU.MYC.QYC...WBUS...D | 040 | FTA AWR1.AANDB.CRLG | 080 | ROM /008...ALUB...SYD...D |
| 001 | FTA .0 | 041 | ROM FLAG./1C8.APSW.AANDB.CALU.MYC...BUSR..D HLT.RIT.INH.RTALS | 081 | ROM /100...D |
| 002 | ROM /1E9...SP2.PP2...BUSR..D | 042 | ROM /0F0...CB10.MYC...PP2...SEGBUS...D | 082 | ROM /182.AWAZ.DB10...RBUS.SEGB10...D |
| 003 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.D | 043 | ROM /0F5...CB10.MYC...PP2...SEGBUS...D | 083 | ROM SNPLA./100.ARR2.ALUA.CALU.MYC.QYC...D |
| 004 | ROM FLAG./1F8.ASYS.TWOA.CALU..QYC...D | 044 | ROM /101.ARR1.AANDB...WHEN..BUSR..CRLG | 084 | ROM /188.AWR1.TWOA...CTP1..REPEAT...D |
| 005 | ROM /1F8...SM2.PM2...GFKYZD.D | 045 | ROM /101.ZERO...WHEN..BUSR..D | 085 | ROM /188.AWR1.ASHL...SLQ...CTP1..REPEAT..GCRSEL.D |
| 006 | ROM /1FF.AEP.ALUA.CALU.MYC...D | 046 | FTA ARRI.AANDB.CRLG | 086 | ROM /169...CTP1...D |
| 007 | ROM /1FF...DB10.CB10.MYC...SEGBUS...D | 047 | ROM /1E9...BUSR..CRLG | 087 | ROM /179.ARR2.ALUA.CALU..QYC...GCTLO.D |
| 008 | FTA AWR1.ALUB.CRLG | 048 | ROM FLAG./1A6.ARA1.DIVALU...GCRFNU.D | 088 | ROM FLAG./0B3.ZERO.CALU.MYC...BUSR.GBTMF.D |
| 009 | ROM /1E9...ALUB...SYD.PYD...BUSR..CRLG | 049 | ROM FLAG./140.ARA1.AXB.CALU.MYQ.QYC...D | 089 | ROM /0BA.AWAI.7ERO.CALU..QYC...GCRVZO.D |
| 00A | ROM /160.ASYS.ALUA...WBUS...D | 04A | ROM /0E2.AEP.AMB.CALU.MYC...D | 08A | ROM /130.ARA0.ALUA...WBUS..BUSR..D |
| 00B | ROM /1FF.ARA0.ALUA..MYC...D | 04B | ROM FLAG./185.AWR1.TWOA...PP2...D | 08B | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.D |
| 00C | ROM /101.ARR1.ALUA...WHEN..BUSR..D | 04C | ROM FLAG./1B2.ARCT.ALUA...SP2.PM2.CTP1.WHEN.SEGBUS...D | 08C | ROM FLAG./0AB.ATEN.ACR.CALU.MYC.QYC...WEXM...GBOF.D |
| 00D | ROM /101.AEP.ALUA...WHEN..BUSR..D | 04D | ROM /1E9...ALUB...SYD.PYD...BUSR..D | 08D | ROM /1A8...SEGBUS..GFRZO.D |
| 00E | ROM /0E6.ATWO.ALUA.CALU.MYC...D | 04E | ROM FLAG./1A8...SLQ...GFRZO.D | 08E | ROM FLAG./104.AEP.ALUA...SP2...SEGBUS..FCHNU.D |
| 00F | ROM /0E5.ATWO.ALUA.CALU.MYC...D | 04F | ROM /172.DB10.CB10.MYC...WHEN.SEGBUS..GBCP.D | 08F | ROM /159...B5HR.CALU.MYC.SLQ...D |
| 010 | ROM FLAG./100.ASYS.ALUA.CALU..QYC...D | 050 | FTA AWR1.AOB.CRLG | 090 | ROM /1AA.ATEN.ACR.CALU.MYC...D |
| 011 | ROM /1E9...ALUB...SYD.PYD...BUSR..D | 051 | ROM FLAG./1A8.APSW.AOB.CALU.MYC...D | 091 | ROM SNPLA./103.AEP.ALUA...SYD...D |
| 012 | ROM FLAG./0E0.AWAD.ALUB...RBUS...GBOK.D | 052 | ROM /0EC.DB10...SYD.PP2...SEGBUS.BUSR..D | 092 | ROM /1ED.AEP.ALUA.CALU.MYC...RBUS.SEGB10..GFETCH.D |
| 013 | ROM /0ED.ARA0.ALUA...SYD.PYD...D | 053 | ROM /0E8.DB10...SYD.PP2...SEGBUS.BUSR..D | 093 | ROM SNPLA./100.AEP.ALUA.CALU.MYC.QYC...D |
| 014 | ROM /108.ATWO.TWOA.CALU.MYC...D | 054 | ROM /101.ARR1.AOB...WHEN..BUSR..CRLG | 094 | ROM /188.AWR1.ASHR...CTP1..REPEAT..GCRDSR.D |
| 015 | ROM /108.ATWO.TWOA.CALU.MYC...PM2...GFKYZD.D | 055 | ROM /0A8.AWAD.B5HR.MYQ...D | 095 | ROM FLAG./1C7.AWAD.ALUB...D |
| 016 | FTA .0 | 056 | ROM FLAG./1A0...SLQ...D | 096 | ROM SNPLA./100.ARCT.ALUA.CALU.MYC...D |
| 017 | ROM E1AT./1FE...SEGBUS..GIDLE.D | 057 | ROM FLAG./190.ASYS.TWOA.CALU..QYC...GBCP.D | 097 | ROM /169.AEP.ALUA.CALU..QYC...CTP1...D |
| 018 | ROM FLAG./193.AEP.ALUA.CALU.MYC...GCRVZO.D | 058 | ROM /1A6.AWAI.DIVALU...D | 098 | ROM FLAG./0B3.ZERO.CALU.MYC...BUSR.GBTMF.D |
| 019 | ROM FLAG./15B.AEP.ALUA.CALU.MYC.SLQ...GCRVZO.D | 059 | ROM /140.ARA1.AXB.CALU.MYQ.QYC...D | 099 | ROM /0AS.ARA2.TWOA.CALU..QYC...D |
| 01A | ROM FLAG./17B.ARI1.ALUA.CALU..QYC...D | 05A | ROM /0E2.AEP.AMB.CALU.MYC...D | 09A | ROM /095.ARA1.ALUA...WBUS..BUSR.GBTMF.D |
| 01B | ROM /0CE.AWAI.ASHL...SLQ...CTP1..REPEAT..GCRSEL.D | 05B | ROM FLAG./1A5.AWR1.ASHR...SRQ.PP2...GCRDSR.D | 09B | ROM /0FE.AWAZ.ALUB...D |
| 01C | ROM FLAG./1A8.AEP.ALUA.CALU.MYC...D | 05C | ROM FLAG./1A2.ARCT.ALUA...SH2.PM2.CTP1.WHEN.SEGBUS...D | 09C | ROM FLAG./0B3.ATWO.ASHR.CALU.MYC...BUSR.GBTMF.D |
| 01D | ROM FLAG./14B.AEP.ALUA.CALU.MYC.SLQ...D | 05D | ROM /0BE...ALUB..MYQ..SYD.PYD...D | 09D | ROM /143.AEP.ALUA.CALU.MYC..SP2...WHEN.SEGBUS.BUSR..GCRSEL.D |
| 01E | ROM /0DD.ARI1.ALUA.CALU..QYC...D | 05E | ROM /198...SLQ...D | 09E | ROM /160.AEP.ALUA.CALU.MYC...D |
| 01F | ROM /0CE.AWAI.ASHR...SRQ...CTP1..REPEAT..GCRDSR.D | 05F | ROM /1FF.APSW.ALUA.CALU.MYC...D | 09F | ROM /098...RBUS...GBOF.CRLG |
| 020 | FTA AWR1.APB.CRA0D | 060 | FTA AWR1.AXB.CRLG | 0A0 | ROM /105.ZERO...SYD...GFSYS.D |
| 021 | ROM /1E9.AEP.APB...SYD.PYD...BUSR..CRA0D | 061 | ROM /047.APSW.ALUA.CALU.MYC..SP2...GFSYS.D | 0A1 | ROM /1E9.AEP.APB...SYD.PYD...BUSR..D |
| 022 | ROM /0EC.ARR2.ALUA...SYD...BUSR..D | 062 | ROM /0FC...CB10.MYC...SEGBUS...D | 0A2 | ROM /0E7.ATWO.ALUA.CALU.MYC...D |
| 023 | ROM /0E8.ARR2.ALUA...SYD...BUSR..D | 063 | ROM /0F4...CB10.MYC...SEGBUS...D | 0A3 | ROM SNPLA./100.ARR2.ALUA.CALU..QYC..SYD...D |
| 024 | ROM /101.ARR1.APB...WHEN..BUSR..CRA0D | 064 | ROM /101.ARR1.AXB...WHEN..BUSR..CRLG | 0A4 | ROM /0DB.AWAI.ASHL...SLQ...CTP1..REPEAT...D |
| 025 | ROM /101.AZ.APLB1...WHEN..BUSR..CRA0D | 065 | FTA AWAZ.B5HR.D | 0A5 | ROM FLAG./01F.ATWO.ALUA...PYD...D |
| 026 | ROM /077.ATWO.TWOA.CALU.MYC...D | 066 | FTA ARRI.AXB.CRLG | 0A6 | ROM /155.B5HR.CALU.MYC..PM2...D |
| 027 | ROM /19E.AW15.AMB...SYD...GFSIOV.D | 067 | ROM /1A0.AWAD.ALUB..MYQ...D | 0A7 | ROM /0CB.AEP.ALUA.CALU..QYC...D |
| 028 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.D | 068 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.D | 0A8 | ROM /080...BUSR.GBEX.D |
| 029 | ROM /0E3.ATEN.TWOA.CALU.MYC.QYC..PYD...D | 069 | ROM /05F.ARR2.ALUA.CALU..QYC..PYD...D | 0A9 | ROM /08E...CB10..QYC.SP2...SEGBUS.BUSR..D |
| 02A | ROM /159.ATEN.ACR.CALU.MYC.QYC...D | 06A | ROM /006.AWAD.ALUB...PM2...D | 0AA | ROM /14F...B5HR.CALU.MYC...CTP1...D |
| 02B | ROM /145.AEP.ALUA...SYD...RBUS..BUSR.GBOK.D | 06B | ROM FLAG./195.AWAI.ASHL...SLQ..PP2...D | 0AB | ROM /152...CB10.MYC..SP2.PP2...SEGBUS...D |
| 02C | ROM FLAG./102.AWCT.DB10..MYQ..SH2.PM2.CTP1..SEGBUS...D | 06C | ROM /0E4.AWR1.TWOA...CTP1..REPEAT...D | 0AC | ROM /101.ARR1.ALUA...WHEN..BUSR.GBEX.D |
| 02D | ROM /0DC...ALUB...SYD.PYD...BUSR..D | 06D | ROM FLAG./107.AWAD.ALUB...D | 0AD | ROM /094.AWAZ.APB.CALU.MYQ.QYC...D |
| 02E | ROM /134...CLUR.MYC...GCRSEL.D | 06E | ROM /1FF...ALUB.CB10.MYC..SP2.PP2...SEGBUS...D | 0AE | ROM /1E9.AEP.ALUA...SYD...SEGBUS...D |
| 02F | ROM FLAG./1C0.APUP.ALUA.CALU..QYC...D | 06F | ROM /1FF...DB10.CB10.MYC...SEGBUS...D | 0AF | ROM FLAG./150...SLQ.SP2...SEGBUS.BUSR.GBTMF.D |
| 030 | FTA AWR1.AMB.CRSUB | 070 | ROM SNPLA./100.ARI215...GCTLO.D | 0B0 | ROM /140...B5HR.CALU.MYC...D |
| 031 | ROM /1E9.AEP.AMB...SYD.PYD...BUSR..CRSUB | 071 | ROM /1AF.ARA2.ALUA.CALU..QYC...GFKYZD.D | 0B1 | ROM /1E9.AEP.AMB...SYD.PYD...BUSR..D |
| 032 | ROM SNPLA./100...CB10.MYC.QYC.SP2.PP2...SEGBUS...D | 072 | ROM /1A0...DB10...SYD...SEGBUS.BUSR..D | 0B2 | ROM FLAG./170.AIPL.APB.CALU.MYC...WHEN...D |
| 033 | ROM SNPLA./100...CB10.MYC.QYC.PP2...SEGBUS...D | 073 | ROM /1AC...DB10...SYD...SEGBUS.BUSR..D | 0B3 | ROM SNPLA./100...PP2...D |
| 034 | ROM /101.ARR1.AMB...WHEN..BUSR..CRSUB | 074 | FTA ARRI.ALUA.CRLG | 0B4 | ROM /0D2.AWAI.ASHR...SRQ...CTP1..REPEAT..GCRDSR.D |
| 035 | ROM FLAG./0BC.AEN.ALUA...GCRFNU.D | 075 | ROM /0DC.ARA2.ALUA...BUSR..GCHNU.D | 0B5 | ROM FLAG./00F.ATWO.ALUA...PYD...D |
| 036 | ROM /077.ATWO.TWOA.CALU.MYC...D | 076 | ROM /092.AWAI.DSUB...BUSR..CRSUB | 0B6 | ROM /1E9.AEP.ALUA...SYD...SEGBUS..D |
| 037 | FTA AWR1.AOB.D | 077 | ROM /1C5.ATWO.ALUA.CALU.MYC...D | 0B7 | ROM FLAG./14B...SLQ.SP2..WEXM..SEGBUS.BUSR.GBOM.D |
| 038 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.D | 078 | ROM /0C7.AEP.ALUA.CALU.MYC...CTP1...D | 0B8 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.D |
| 039 | ROM /0DE.ARI1.ALUA.CALU..QYC...D | 079 | ROM /150.ATWO.ASHR.CALU..QYC...GBTMF.D | 0B9 | ROM /08A...CB10..QYC.SP2...SEGBUS.BUSR..D |
| 03A | ROM FLAG./1C4.B5HR.CALU.MYC...GCRFNU.D | 07A | ROM /195.AWAI.ASHL...SLQ...D | 0BA | ROM /1E9.AW15.DB10...SEGBUS...D |
| 03B | ROM ETAT./1FF.AEP.ALUA...SYD...D | 07B | ROM FLAG./1A5.AWAI.ASHR...SRQ..PP2...GCRDSR.D | 0BB | ROM /140...CB10.MYC..SP2.PP2...SEGBUS...D |
| 03C | ROM FLAG./1C2.AWCT.DB10...SP2.PM2.CTP1..SEGBUS..GCRVML.D | 07C | ROM /1A8.ATWO.ASHR.CALU.MYC...CTP1...D | 0BC | ROM /13D...B5HR...SYD...SEGBUS...D |
| 03D | ROM /10C...ALUB...SYD.PYD...BUSR..D | 07D | ROM /1A8.ATWO.ASHR.CALU..QYC...WEXM...GBOM.D | 0BD | ROM /0AB.AWAZ.AMB.CALU.MYQ.QYC...D |
| 03E | ROM /15F.ATWO.ACR...PYD...D | 07E | ROM /0C3.AEP.ALUA.CALU.MYC...CTP1...D | 0BE | ROM /09E.AZ.APLB1.CALU.MYC...BUSR.GCRVML.CRA0D |
| 03F | ROM FLAG./1B0...SLQ...RBUS...GBOK.U | 07F | ROM FLAG./1F4...BCR.CALU..QYC...GCRFNU | 0BF | ROM /10E.AWAZ.ALUB...BUSR.GCRVML.CRLG |

Table 2-4B contd.

| ADD | | ADD | | ADD | |
|------|---|-----|---|-----|--|
| OC0 | FTA AWR1.ALUB.O | 100 | ROM /03F.....GFSYS.O | 140 | ROM /07E.....RBUS...GBOK.O |
| OC1 | ROM /1E9..ALUB...SYD.PYD...BUSR..O | 101 | ROM /19A.ARAO.ALUA..MYG...PYD...BUSR..O | 141 | ROM /1E9.AWR2.AMB...BUSR..GFTOV.O |
| OC2 | ROM /135..BCR...BUSER.GFPLR.O | 102 | ROM /0EC.ARR2.APB...SYD...BUSR..O | 142 | ROM /1CF.AWR1.ZERO...BUSR..O |
| OC3 | ROM /0EE...CBIO.MYC...PP2...SEQBUS...O | 103 | ROM /1AD.ARR2.APB...SYD...BUSR..O | 143 | ROM /101.AZ.AMB...WHEM..BUSR..CRSUB |
| OC4 | ROM /0NF.AWR2.APB...O | 104 | ROM /003...CBIO.MYC...RBUS.SEQBIO...O | 144 | ROM /188..ALUB...WBUS.SEQBIO...CRIO |
| OC5 | ROM /1E9.ARAO.ALUA...SYD.PYD...BUSR..O | 105 | ROM FLAG./004.ARAO.ALUA...GCRFNU.O | 145 | ROM /087.ARA2.ALUA.CALU..QYC...O |
| OC6 | ROM /088.ARR1.ALUA.CALU..QYC...O | 106 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 146 | ROM FLAG./01C.ATWO.APB..MYC...GCRFNU.O |
| OC7 | FTA AWR1.AMB.CRCMP | 107 | ROM /066..BSHR.CALU.MYC...O | 147 | ROM /018...SLQ...O |
| OC8 | ROM /086.ARR1.ACR.CLUR.MYC...BUSR.GBCH.O | 108 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 148 | ROM /086.AWR1.MULT1...SRQ...CTP1..REPEAT...O |
| OC9 | FTA AWR1.BCR.O | 109 | ROM /048.ARR2.ALUA...PYD...O | 149 | ROM /085.AWR1.MULT1..MYG...MULTI.O |
| OC10 | ROM /1E9..DBIO...SYD.PYD...GEQBUS.BUSR..O | 10A | ROM /0EA.ARR2.APB...SYD...BUSR..O | 14A | ROM /084.AWR2.BSHR...O |
| OC11 | ROM /132...GFSYS.O | 10B | ROM /1AC.ARR2.APB...SYD...BUSR..O | 14B | ROM /007.ARA2.ALUA...GCRFNU.O |
| OC12 | ROM /101.ARR1.ALUA...WHEM..BUSR.GBCH.O | 10C | ROM /04A.ATWO.ALUA.CALU.MYC.QYC...O | 14C | ROM /0A0..ALUB...SRQ.SP2...SEQBUS.BUSR.GBTMF.O |
| OC13 | ROM /130..BSHR...SYD...GFKYZO.O | 10D | ROM /1E9.ARAO.ALUA...SYD.PYD...BUSR..O | 14D | ROM /042...SP2...SEQBUS.BUSR.GBTMF.O |
| OC14 | ROM FLAG./128.ARAO.APB.CLUR.MYC.SLQ...O | 10E | ROM /1E8.ARAO.AMB...PYD...O | 14E | ROM /053.ATWO.ASHR..MYC.QYC.SM2.PM2..WHEM...O |
| OC15 | ROM /15E...CIOR.MYC.QYC...WBUS.SEQBIO..GFFILH.O | 10F | ROM /125.ATWO.TWOA.CALU..QYC...O | 14F | ROM /06C.AWR1.ALUB...SM2.PM2...O |
| OD0 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 110 | ROM /00F...GFRZO.O | 150 | ROM /09F...GFRZO.O |
| OD1 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 111 | ROM SNPLA./100.ARR2.APB.CALU..QYC.SYD...O | 151 | ROM /0A1.AWR1.BCR..MYC.QYC...O |
| OD2 | ROM /125.AWR2.ALUB...O | 112 | ROM /12C.ARR2.APB...SYD...BUSR..O | 152 | ROM FLAG./030...MYG..SP2...SEQBUS.BUSR.GBTMF.O |
| OD3 | ROM SNPLA./100..DBIO..CBIO..QYC.SYD.PP2...SEQBUS...O | 113 | ROM SNPLA./100.AEP.ALUA.CBIO.MYC.QYC.SYD...SEQBUS...O | 153 | ROM /173.ARAO.TWOA...SYD...O |
| OD4 | ROM FLAG./118.AWR2.AMB.CBIO.MYC.SYD...SFQBUS..GMOVE.O | 114 | ROM /048.AWR2.APB.CBIO.MYC.SYD...SEQBUS..GMOVE.O | 154 | ROM /010..BINV.CALU..QYC.SP2...WEXM.SEQBUS.BUSR.GBOF.O |
| OD5 | ROM /056.AWR1.APB...O | 115 | ROM /056.AWR2.APB...O | 155 | ROM /010...SP2...WEXM.SEQBUS.BUSR.GBOF.O |
| OD6 | ROM FLAG./120...SLQ...O | 116 | ROM /0AE.ATEN.ALUA..MYC...GFRZO.O | 156 | ROM /0E9...O |
| OD7 | ROM FLAG./0F8..BCR.CALU..QYC...O | 117 | ROM SNPLA./100...CBIO.MYC.QYC...SEQBUS...O | 157 | ROM /0A7.ARAO.AOB...SYD...RBUS..BUSR.GBTMF.O |
| OD8 | FTA AWR1.AMB.CRCMP | 118 | ROM /0EC.AWR2.APB...SYD...BUSR..O | 158 | ROM /0A6.AWR1.DBIO.CIOR.MYC...SEQBUS..GCSEL.CRIO |
| OD9 | FTA AEP.AMB.CRCMP | 119 | ROM /1F3.AWR2.AMB...GFRZO.O | 159 | ROM /1E3.AWR1.AMB...SLG...O |
| ODA | ROM /124.APSW.ALUA.CALU.MYC...GFSYS.O | 11A | ROM /1F2.AWR2.AMB...GFRZO.O | 16A | ROM /0A4.AWR1.ALUA...GFRZO.O |
| ODB | ROM /122.ARI5.ALUA...SYD...WEXM..BUSR.GBOM.O | 11B | ROM /1E9.ARR1.ALUA...BUSR.GCRVML.CRLOG | 16B | ROM /0A3.AWR1.DIVSH...SLQ...CTP1..REPEAT...O |
| ODC | ROM /0AC.ARR1.ALUA.CLUR.MYC...BUSR.GBCH.O | 11C | ROM FLAG./1B5.ARR1.ALUA...O | 16C | ROM /0A2.AWR1.DIVSH...SLQ...CTP1..REPEAT...O |
| ODD | ROM /110..ALUB..MYG..SM2..WHEM.SEQBUS.BUSR..O | 11D | ROM /13A.AWR2.BSHR...O | 16D | ROM FLAG./1B6.AWR1.DIVSH...SLQ...GCRFNU.O |
| ODE | ROM FLAG./118...SLQ...O | 11E | ROM /1EC.AWR215.DBIO...RBUS.SEQBIO...O | 16E | ROM /0A0.ATWO.APB.CLUR.MYC...PYD...O |
| ODF | ROM FLAG./0F8..BCR.CALU..QYC...O | 11F | ROM /1FF.ARI215.ALUA..MYC...GFKYZO.O | 16F | ROM /091.AWR2.BCR...SRQ...O |
| OE0 | ROM /078..ALUB...SYD...O | 120 | ROM /009...RBUS...GBOK.O | 160 | ROM /039...RBUS...GBOK.O |
| OE1 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 121 | ROM FLAG./1A5.ATEN.TWOA.CALU.MYC...PYD...O | 161 | FTA AWR2.ALUB.O |
| OE2 | ROM /117.ATWO.APB.CALU.MYC.SM2..WEXM.SEQBUS.BUSR.GBOM.O | 122 | ROM /1B8.AWR1.ASHR...SRQ...CTP1..REPEAT..GCRDSR.O | 162 | ROM /09F...O |
| OE3 | ROM /0E0...CBIO.MYC...SEQBUS...O | 123 | FTA ARA1.ALUA.CRLOG | 163 | ROM /033.AZ.ALUA..MYC...O |
| OE4 | ROM /057..ALUB..MYG..PM2..WHEM..BUSR..O | 124 | ROM /0DA...MYG...O | 164 | ROM /09A.AWR1.DBIO...RBUS.SEQBIO.GBOF.O |
| OE5 | ROM /057..ALUB..MYG..PM2..WHEM..BUSR.GBEX.O | 125 | ROM /007.AWR2.BSHR.CALU.MYC...GCRFNU.O | 165 | ROM /170...RBUS..BUSR.GBOF.O |
| OE6 | ROM FLAG./108...SLQ...O | 126 | ROM /019..BINV..MYC...O | 166 | ROM /022.AWCT.ALUB...CTP1...O |
| OE7 | ROM FLAG./0F8..BCR.CALU..QYC...O | 127 | ROM ETAT./07E..ALUB.CALU..QYC...SEQBUS...O | 167 | ROM /023.AWCT.ALUB...SLQ...CTP1...O |
| OE8 | ROM /132.AW15.AMB.CIOR.MYC...RBUS.SEQBIO..GFTOV.O | 128 | ROM /1E9.ARA1.ALUA...BUSR.GCRVML.CRLOG | 168 | ROM ETAT./0DE...SEQBUS...O |
| OE9 | ROM /1E9.AEP.ALUA...SYD...SEQBUS.BUSR..CRRTN | 129 | ROM /164.AEP.ASHR.CALU.MYC...O | 169 | ROM FLAG./09C.APSW.AANDB...GCRFNU.O |
| OE10 | ROM /110.ATEN.TWOA.CALU..QYC...O | 12A | ROM /044.ARA1.ACR.CLUR.MYC...O | 16A | ROM /030.ARA2.ALUA...WBUS.SEQBUS.BUSR.GBTMF.O |
| OE11 | ROM /073.AEP.ALUA.CBIO.MYC.QYC.SYD...SEQBUS..GFPLR.CRTN.R1M15 | 12B | ROM FLAG./034.ARA2.ALUA...GCRFNU.O | 16B | ROM /093.AWR2.TWOA...GCRFNU.O |
| OE12 | ROM /02E.ATWO.TWOA.CALU.MYC...O | 12C | ROM /043..BCR...SYD...WBUS...O | 16C | ROM /092.AWR1.DADD...BUSR..CRADD |
| OE13 | ROM FLAG./130.AWAO.ALUB...O | 12D | ROM /0CE..ZERO...SRQ...O | 16D | FTA AWR2.ASHR.O |
| OE14 | ROM /068.ATWO.TWOA.CALU.MYC...O | 12E | ROM /115.ATWO.TWOA.CALU.MYC..PM2...O | 16E | ROM /090.AEP.TWOA..MYC...O |
| OE15 | ROM /100.AW15.AMB...SLQ.SYD...GFTOV.O | 12F | ROM /115.ATWO.TWOA.CALU.MYC...O | 16F | ROM /081.AEP.APB..MYG...PYD...O |
| OF0 | ROM /04E.ATEN.ACR.CALU.MYC...O | 130 | ROM /08F...GFRZO.O | 170 | ROM /019..BSHR.CALU.MYC...O |
| OF1 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 131 | ROM /0C0...MYG...O | 171 | ROM /152.AEP.ALUA.CBIO.MYC..SYD...SEQBUS...O |
| OF2 | ROM /105.APSW.ALUA...SLQ.SP2..WHEM..BUSR.GFSYS.O | 132 | ROM /0EC.AWR2.ALUB...BUSR.GCRFNU.O | 172 | ROM /1F7.AEP.ALUA.CBIO.MYC..SYD...SEQBUS.BUSR..O |
| OF3 | ROM /12C..DBIO...SYD...SEQBUS.BUSR..O | 133 | ROM /038...MYG...O | 173 | ROM /088.AEP.ALUA.CIOR..QYC.SYD...SEQBUS...O |
| OF4 | ROM /0EB.ARA1.ALUA...SYD...BUSR..O | 134 | ROM /0CA.AEN.ALUA.CALU.MYC..PYD.CTP1...O | 174 | ROM /189.AWR2.TWOA...GCRFNU.O |
| OF5 | ROM /0EB.ARA1.ALUA...SYD...BUSR.GBEX.O | 135 | ROM /103.AWR2.APB...SYD.PM2...BUSR..O | 175 | ROM /142.AEP.ALUA.CBIO.MYC..SYD...SEQBUS...O |
| OF6 | ROM FLAG./0F8..BCR.CALU..QYC...O | 136 | ROM /0E9...O | 176 | ROM /0E9...O |
| OF7 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 137 | ROM /0C7.AEP.APB.CALU.MYC...CTP1...O | 177 | ROM /087.AWAO.ALUB..MYG...BUSR..O |
| OF8 | ROM /0C8.AEN.ALUA.CALU.MYC..PM2...O | 138 | ROM /0C6.AEN.ALUA...PYD...O | 178 | FTA ARAO.AMB.CRCMP |
| OF9 | FTA AWR1.BINV.CRLOG | 139 | ROM /1C3.ARR2.ALUA.CALU..QYC..PM2...BUSR..O | 179 | ROM /0A3.AWR1.BCR.CIOR.MYC...SEQBUS...O |
| OF10 | ROM /104.AEP.ALUA..MYG..SP2..WHEM.SEQBUS.BUSR..O | 13A | ROM /0C4.AEN.ALUA...PYD...O | 17A | ROM /127...ZERO..MYG.SRQ...O |
| OF11 | ROM /103..ALUB...SYD...SEQBUS...O | 13B | ROM /1B3.ARCT.ALUA...PM2.CTP1..WHEM..BUSR..O | 17B | ROM /026..ALUB..MYG...PYD...O |
| OF12 | ROM /135...SM2...BUSR..O | 13C | ROM /0C2.AEN.ALUA.CALU..QYC..PYD...O | 17C | ROM /1C8.AEP.ALUA...SYD...BUSR..O |
| OF13 | ROM /101..BINV...WHEM..BUSR..CRLOG | 13D | ROM /1A3.ARCT.ALUA...PM2.CTP1..WHEM..BUSR..O | 17D | FTA AWR1.AOB.O |
| OF14 | ROM /1E9.AEP.ALUA...SYD...SEQBUS.BUSR..O | 13E | ROM FLAG./00A.AEP.ALUA...WHEM...O | 17E | ROM /0A0.AEP.APB...PYD..WBUS...O |
| OF15 | ROM FLAG./000.AZ.ALUA.CALU..QYC...GAEXL.O | 13F | ROM /053.ARA1.TWOA..MYC.QYC.SM2.PM2..WHEM...O | 17F | ROM /18E.AWAO.ZERO...SEQBIO..GFEICH.O |

Table 2-40 contd.

| ADD | | | ADD | | |
|-----|-----|---|-----|-----|--|
| 1A0 | ROM | /028...MYG...RBUS...GBOK.O | 1C0 | ROM | /1E8...RBUS...GBOK.O |
| 1A1 | ROM | /020...CBIO.MYC...SEGBUS...O | 1C1 | ROM | /037.AWAL.AMB...O |
| 1A2 | ROM | /050.ATEN.TWOA.CALU.MYC...O | 1C2 | ROM | FLAG./02C...BSHR.MYC.QYC...GCRFNU.O |
| 1A3 | ROM | /0E9...O | 1C3 | ROM | /085.ATWO.ACR.MYC.QYC...GFRZO.O |
| 1A4 | ROM | /07A.ARR1.ALUA...WBUS..BUSR.GBTME.O | 1C4 | ROM | FLAG./0F1.AWR2.ALUB.MYG...O |
| 1A5 | ROM | /1A8.ARR1.ALUA...WBUS.SEGBUS...O | 1C5 | ROM | /1A8.AWR1.DBIO.CBIO...SEGBUS...CRRTN |
| 1A6 | ROM | FLAG./054.ARI5.AMB...SRQ...GCRFNU.O | 1C6 | ROM | /0CC...CBIO...QYC...SEGBUS...O |
| 1A7 | ROM | FLAG./064.ARI5.AMB...SLQ...CTP1...GCRFNU.O | 1C7 | ROM | /029...ALUB.CLUR.MYC...WBUS...O |
| 1A8 | ROM | /076.AWR2.APB...SYD...BUSR..O | 1C8 | ROM | /036.AWAZ.AMB...O |
| 1A9 | ROM | SNPLA./100.DBIO...SM2.PYD...SEGBUS.BUSR..O | 1C9 | ROM | /038.ATWO.APB.CALU.MYC...O |
| 1AA | ROM | /09F...O | 1CA | ROM | /09F...O |
| 1AB | ROM | /01B.ZERO...SRQ.PM2...O | 1CB | ROM | /071.ATWO.ASHR.MYC...O |
| 1AC | ROM | /072.ATWO.APB.CALU.MYC...GFENB.O | 1CC | ROM | /07F...BINV...QYC...O |
| 1AD | ROM | /06E.AWAO.BINV.MYG...O | 1CD | ROM | /098.ATWO.ASHR.MYC.QYC...GFRZO.O |
| 1AE | ROM | FLAG./024.ARI1.AXB...GCRFNU.O | 1CE | ROM | /0AC.AWAO.ALUB...SEGBUS..GFLOT.O |
| 1AF | ROM | /061.ATWO.APLB1.MYC...O | 1CF | ROM | /1B8.AEP.ALUA...SYD...SEGBUS..GFLOT.O |
| 190 | ROM | /019..BINV.MYC...O | 1D0 | ROM | /02F...O |
| 191 | ROM | /1BE.ARAO.AOB.CLUR.MYC.QYC...O | 1D1 | ROM | /06A.AW1.AMB...SYD...O |
| 192 | ROM | /09F...O | 1D2 | ROM | FLAG./07C..BSHR.MYC.SRQ...GCRFNU.O |
| 193 | ROM | FLAG./002...CBIO.MYC...SEGBUS...O | 1D3 | ROM | /032.ARAO...GCTLD.O |
| 194 | ROM | /06A.AW1.AMB...SYD...GFSTOV.O | 1D4 | ROM | FLAG./0EA.AWAL.APB...SYD...SEGBUS..GMOVE.O |
| 195 | ROM | /068.APSW.ALUA...SP2...WMEM..BUSR..O | 1D5 | ROM | FLAG./0EA.AWAL.APB...SYD...SEGBUS..GBEX.O |
| 196 | ROM | /0E9...O | 1D6 | ROM | ETAT./09E...SEGBUS...O |
| 197 | ROM | /067.AEP.ALUA.MYG...SP2...WMEM..SEGBUS.BUSR..O | 1D7 | ROM | FLAG./0D8..ALUB.CBIO..QYC...WBUS..SEGBUS...O |
| 198 | ROM | /1E9..ALUB...SYD.PYD...SEGBUS.BUSR..O | 1D8 | ROM | FLAG./084.ATEN.AXB...GCRFNU.O |
| 199 | ROM | /05E..BSHR.CALU.MYC...O | 1D9 | ROM | /017.AEP.AMB...PYD...O |
| 19A | ROM | /09F...O | 1DA | ROM | /09F...O |
| 19B | ROM | FLAG./078...MYG...O | 1DB | ROM | /070.ATEN.TWOA.MYC...O |
| 19C | ROM | FLAG./05C.AEP.AXB...SM2.PM2...GCRFNU.O | 1DD | ROM | FLAG./098...MYG...O |
| 19D | ROM | /0FB...RBUS...GBOK.O | 1DE | ROM | /078.ATWO.ASHR.MYC.QYC...O |
| 19E | ROM | /060.AWAO.BCR.MYC...O | 1DE | ROM | FLAG./00C..BINV...O |
| 19F | ROM | /051.AEP.APB.MYC...PYD..WBUS...O | 1DF | ROM | /049..ALUB...WBUS...O |
| 1A0 | ROM | FLAG./13A.AWAO.ALUB.MYG...PM2...O | 1E0 | ROM | /100..ALUB...PYD...O |
| 1A1 | ROM | FLAG./174.ATEN.AXB...GCRFNU.O | 1E1 | ROM | FLAG./195.ARI1.ALUA...O |
| 1A2 | ROM | /09F...O | 1E2 | ROM | /09F...O |
| 1A3 | ROM | FLAG./062...CBIO.MYC...SEGBUS...O | 1E3 | ROM | /021..BINV.MYC...O |
| 1A4 | ROM | /05A.ARR2.AMB.CALU.MYC...O | 1E4 | ROM | FLAG./01A...PM2...O |
| 1A5 | ROM | /12B.AWAL.APB.MYG.SYD..BUSR..O | 1E5 | ROM | /033...MYG...O |
| 1A6 | ROM | /096.ATWO.ACR.CALU.MYC...WBUS..SEGBUS...GFRZO.O | 1E6 | ROM | FLAG./04C..BSHR.MYC...GCRFNU.O |
| 1A7 | ROM | FLAG./058...SLQ...WBUS...CBTTP.O | 1E7 | ROM | /04C...MYG...O |
| 1A8 | ROM | FLAG./12A.AWAL.AMB...SYD...SEGBUS..GMOVE.O | 1E8 | ROM | /016.AEP.APB.CALU.MYC.SRQ...O |
| 1A9 | ROM | /13A.AWR2.ZERO...O | 1E9 | ROM | FLAG./074.ATEN.AXB...GCRFNU.O |
| 1AA | ROM | /09F...O | 1EA | ROM | /09F...O |
| 1AB | ROM | /013.AWAZ.FORA...O | 1EB | ROM | /033.ATEN.ASHR.CALU.MYC...O |
| 1AC | ROM | FLAG./052..ALUB...SM2.PM2..WMEM..SEGBUS...O | 1EC | ROM | /012.ATEN.ALUA.MYC.QYC...O |
| 1AD | ROM | /080.ARAO.ALUA...SYD.PYD...O | 1ED | ROM | FLAG./044.ARA2.AMB...SRQ...GCRFNU.O |
| 1AE | ROM | SNPLA./1FF.AWAL.ALUB.C10R.MYC.QYC...PM2...SEGBUS...GFETCH.O | 1EE | ROM | /1E9.AEP.ALUA...SYD...SEGBUS...CRFLO |
| 1AF | ROM | /081.AWAO.BCR...SYD.PYD...GFRZO.O | 1EF | ROM | FLAG./010...SLQ.SP2...WMEM..SEGBUS.BUSR.GRQF.O |
| 1B0 | ROM | /05B.ATWO.ALUA.CALU.MYC.QYC...O | 1F0 | ROM | /100..ALUB...PYD...O |
| 1B1 | ROM | /046.AWAO.BSHR.MYG...O | 1F1 | ROM | FLAG./1A5.AWAL.ASHR...SRQ...GCRDSR.O |
| 1B2 | ROM | FLAG./03C..BSHR.MYC...GCRFNU.O | 1F2 | ROM | /09F...O |
| 1B3 | ROM | FLAG./08A.ATWO.AOB.MYC.QYC...GFRZO.O | 1F3 | ROM | /09F...O |
| 1B4 | ROM | FLAG./0F2.AWAO.ALUB...PM2...O | 1F4 | ROM | /0C1...SM2.PM2...SEGBUS...O |
| 1B5 | ROM | FLAG./10B.AWAZ.AMB...O | 1F5 | ROM | /063..ALUB...SYD.PYD...O |
| 1B6 | ROM | ETAT./0BE...SEGBUS...O | 1F6 | ROM | /097..DBIO...WBUS..SEGBUS...O |
| 1B7 | ROM | FLAG./02B..ALUB.MYG...PM2..WMEM..BUSR..O | 1F7 | ROM | /0BB.ARR1.ALUA.CALU.MYC...WBUS..BUSR.GBTMP.O |
| 1B8 | ROM | /162..ALUB...WMEM..BUSR..O | 1F8 | ROM | /036.AEP.ALUA.CALU.MYC...GCTLD.O |
| 1B9 | ROM | /03A.ARAO.AOB...SYD..RBUS..BUSR.GBTME.O | 1F9 | ROM | /007.AWAL.AMB...PP2...GCTLD.O |
| 1BA | ROM | /09F...O | 1FA | ROM | /03E.AEP.ALUA.CALU.MYC...GCTLD.O |
| 1BB | ROM | /01A..ZERO...SRQ...O | 1FB | ROM | /005.AWAL.APB...PP2...GCTLD.O |
| 1BC | ROM | /058.ATEN.ALUA.CALU.QYC...WBUS..SEGBUS...GFETCH.O | 1FC | ROM | FLAG./06C.ARI1.AXB...SM2.PM2...GCRFNU.O |
| 1BD | ROM | /083...SP2...SEGBUS.BUSR.GBTMP.O | 1FD | ROM | FLAG./0C0.ARAO.ALUA.CALU.MYC.SYD.PYD...O |
| 1BE | ROM | /040..BCR.MYC...GFRZO.O | 1FE | ROM | /120.ATWO.TWOA.CALU.MYG.QYC...GCTLD.O |
| 1BF | ROM | FLAG./014.AEP.AXB.MYG...GCRFNU.O | 1FF | ROM | /125.ATWO.TWOA.CALU.QYC...GCTLD.O |

| ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR |
|------|-----|-----------|-------|-------|----|----|----|----|----|----|-----|-----|---|-------|-------|------|-----|-----------|-------|-------|----|----|----|----|----|-----|-----|-----|-------|-------|-------|------|-----------|-----------|-------|-------|----|----|----|----|----|-----|-----|-----|-------|-------|-------|
| 000 | 00 | 111101000 | 00011 | 00001 | 00 | 10 | 11 | 00 | 00 | 0 | 111 | 00 | 0 | 00000 | 00000 | 040 | 11 | 111111111 | 01100 | 01000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 040 | 00 | 000001000 | 00000 | 00001 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 001 | 11 | 111111111 | 00000 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 00000 | 041 | 01 | 110010000 | 10110 | 01000 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 041 | 00 | 100000000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 002 | 00 | 111010001 | 00000 | 00000 | 00 | 00 | 00 | 10 | 11 | 0 | 000 | 00 | 1 | 00000 | 00000 | 042 | 00 | 011111101 | 00000 | 00000 | 01 | 10 | 00 | 00 | 11 | 0 | 000 | 10 | 0 | 00000 | 00000 | 042 | 00 | 110110010 | 01010 | 01110 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 003 | 01 | 010100000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 10011 | 00000 | 043 | 00 | 011010101 | 00000 | 00000 | 01 | 10 | 00 | 00 | 11 | 0 | 000 | 10 | 0 | 00000 | 00000 | 043 | 10 | 100000000 | 00101 | 00011 | 00 | 10 | 11 | 00 | 00 | 0 | 100 | 11 | 0 | 00000 | 00000 |
| 004 | 01 | 011010000 | 11110 | 10010 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 044 | 00 | 100000001 | 00100 | 01000 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 10000 | 044 | 00 | 110001011 | 01100 | 10010 | 00 | 00 | 00 | 00 | 00 | 1 | 000 | 01 | 0 | 00000 | 00000 |
| 005 | 00 | 111110101 | 00000 | 00000 | 00 | 00 | 00 | 11 | 10 | 0 | 000 | 00 | 0 | 01110 | 00000 | 045 | 00 | 100000001 | 00000 | 01010 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | 045 | 00 | 110001011 | 01100 | 10010 | 00 | 00 | 00 | 00 | 00 | 1 | 000 | 01 | 0 | 00000 | 00000 |
| 006 | 00 | 111111111 | 10100 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 046 | 11 | 111111111 | 01010 | 01000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 046 | 00 | 101101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 1 | 000 | 00 | 0 | 00000 | 00000 |
| 007 | 00 | 111111111 | 00000 | 01110 | 01 | 10 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 047 | 00 | 111101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 00000 | 01100 | 047 | 01 | 010110011 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 1 | 000 | 00 | 0 | 00000 | 00000 |
| 008 | 11 | 111111111 | 01100 | 00001 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 048 | 01 | 110101100 | 00001 | 11100 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | 048 | 01 | 010110011 | 00000 | 01010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 009 | 00 | 111010001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 10000 | 049 | 01 | 101000000 | 00001 | 00111 | 00 | 11 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 049 | 00 | 010110101 | 01000 | 01010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 00A | 00 | 101010101 | 11110 | 00011 | 00 | 00 | 00 | 00 | 00 | 0 | 111 | 00 | 0 | 00000 | 00000 | 04A | 00 | 011010010 | 10100 | 00000 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04A | 00 | 010110101 | 01001 | 01010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 00B | 00 | 111111111 | 00000 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04B | 01 | 110101010 | 01100 | 10010 | 00 | 00 | 00 | 00 | 11 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04B | 01 | 101101000 | 00000 | 00011 | 00 | 00 | 00 | 00 | 00 | 1 | 110 | 01 | 1 | 00000 | 00000 |
| 00C | 00 | 100000001 | 00100 | 00011 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | 04C | 01 | 110101010 | 00111 | 00011 | 00 | 00 | 00 | 10 | 10 | 1 | 011 | 10 | 0 | 00000 | 00000 | 04C | 01 | 010101011 | 10101 | 01011 | 00 | 10 | 11 | 00 | 00 | 0 | 001 | 00 | 0 | 10100 | 00000 |
| 00D | 00 | 100000001 | 10100 | 00011 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | 04D | 00 | 110101001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 04D | 00 | 110101000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 01101 | 00000 |
| 00E | 00 | 011010110 | 11011 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04E | 01 | 110101000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | 04E | 01 | 110101000 | 10100 | 00011 | 00 | 00 | 00 | 10 | 00 | 0 | 000 | 10 | 0 | 00100 | 00000 |
| 00F | 00 | 011010101 | 11011 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04F | 00 | 101101010 | 00000 | 01110 | 01 | 10 | 00 | 00 | 00 | 0 | 011 | 10 | 0 | 10001 | 00000 | 04F | 00 | 101011001 | 00000 | 01101 | 00 | 10 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 010 | 01 | 110100000 | 11110 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 050 | 11 | 111111111 | 01100 | 00010 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 050 | 00 | 110101010 | 10101 | 01011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 011 | 00 | 111010001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 051 | 01 | 110001000 | 10110 | 00010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 051 | 10 | 100000001 | 10100 | 00011 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 012 | 01 | 011000000 | 01000 | 00001 | 00 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | 052 | 00 | 011011000 | 00000 | 01110 | 00 | 00 | 00 | 01 | 11 | 0 | 000 | 10 | 1 | 00000 | 00000 | 052 | 00 | 111010101 | 10100 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 100 | 11 | 0 | 11100 | 00000 |
| 013 | 00 | 011000000 | 00000 | 00011 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 053 | 00 | 011010000 | 00000 | 01110 | 00 | 00 | 00 | 01 | 11 | 0 | 000 | 10 | 1 | 00000 | 00000 | 053 | 10 | 100000000 | 10100 | 00011 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 014 | 00 | 110101000 | 11011 | 10010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 054 | 00 | 100000001 | 00100 | 00010 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 10000 | 054 | 00 | 110001011 | 01100 | 01111 | 00 | 00 | 00 | 00 | 00 | 1 | 000 | 01 | 0 | 00011 | 00000 |
| 015 | 00 | 110101000 | 11011 | 10010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01110 | 00000 | 055 | 00 | 010101000 | 01000 | 00101 | 00 | 11 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 055 | 01 | 110100000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 016 | 11 | 111111111 | 00000 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 00000 | 056 | 01 | 110100000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 056 | 01 | 101010011 | 00000 | 01010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 017 | 11 | 111111111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00001 | 00000 | 057 | 01 | 110010000 | 11110 | 10010 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 10001 | 00000 | 057 | 01 | 010100011 | 00000 | 00010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 018 | 01 | 100100011 | 10100 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01111 | 00000 | 058 | 00 | 110100110 | 01001 | 11100 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 058 | 01 | 010100011 | 00000 | 00010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 019 | 01 | 100101011 | 10100 | 00011 | 00 | 10 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 01111 | 00000 | 059 | 01 | 110000000 | 00001 | 00111 | 00 | 11 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 059 | 01 | 010100011 | 00000 | 00010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 01A | 01 | 101101011 | 00100 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05A | 00 | 011000010 | 10100 | 00000 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05A | 00 | 010100011 | 00000 | 00010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 01B | 00 | 010010101 | 01001 | 10001 | 00 | 00 | 01 | 00 | 00 | 1 | 000 | 01 | 0 | 00110 | 00000 | 05B | 01 | 110001010 | 01100 | 00111 | 00 | 00 | 10 | 00 | 11 | 0 | 000 | 00 | 0 | 00011 | 00000 | 05B | 01 | 010100011 | 01011 | 00001 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 |
| 01C | 01 | 101010101 | 10100 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05C | 01 | 110100010 | 00111 | 00011 | 00 | 00 | 11 | 10 | 1 | 011 | 10 | 0 | 00000 | 00000 | 05C | 01 | 010100011 | 11011 | 01111 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 11001 | 00000 | |
| 01D | 01 | 101010101 | 10100 | 00011 | 00 | 10 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05D | 00 | 010111110 | 00000 | 00001 | 00 | 11 | 00 | 01 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05D | 00 | 101000001 | 10100 | 00011 | 10 | 10 | 00 | 10 | 00 | 0 | 011 | 10 | 1 | 00110 | 00000 |
| 01E | 00 | 010101010 | 00100 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2-5A contd.

| ADD. | SNA | NA | N | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NA | N | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NA | N | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR |
|------|-----|-----------|-------|-------|-----|----|----|----|----|----|-----|-----|-----|-------|-------|-------|------|-----|-----------|-----------|-------|-------|----|----|----|-----|-----|-----|-------|-------|-------|-------|-----------|-----------|-----------|-----------|-------|-------|-----|----|----|-----|-----|-----|-------|-------|-------|-------|----|----|
| UC0 | 11 | 11111111 | 01100 | 00001 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 1100 | 00000 | | 100 | 00 | 00011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01001 | 00000 | 140 | 00 | 00111111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | | |
| UC1 | 00 | 11101001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | | 101 | 00 | 11001010 | 00000 | 00011 | 00 | 11 | 00 | 00 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 141 | 00 | 11101001 | 01001 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 01011 | 00000 | | |
| UC2 | 00 | 10011010 | 00000 | 00001 | 00 | 00 | 00 | 00 | 00 | 00 | 000 | 00 | 1 | 0100 | 00000 | | 102 | 00 | 01101010 | 00101 | 00110 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 142 | 00 | 11100111 | 01000 | 01010 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | | | |
| UC3 | 00 | 01101010 | 00000 | 00000 | 01 | 10 | 00 | 00 | 11 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 103 | 00 | 11010101 | 00101 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 143 | 00 | 100000001 | 10000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 11000 | | |
| UC4 | 00 | 00100111 | 01010 | 00110 | 00 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 104 | 00 | 01101001 | 00000 | 00000 | 01 | 10 | 00 | 00 | 0 | 100 | 11 | 0 | 00000 | 00000 | 144 | 00 | 110001000 | 00000 | 00001 | 00 | 00 | 00 | 00 | 00 | 0 | 111 | 11 | 0 | 00000 | 01000 | | |
| UC5 | 00 | 11101001 | 00000 | 00011 | 00 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | | 105 | 01 | 01101010 | 00000 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 0100 | 00000 | 145 | 00 | 01010111 | 00010 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| UC6 | 00 | 010001000 | 00100 | 00011 | 00 | 00 | 11 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 106 | 01 | 011010000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | 146 | 01 | 000011100 | 11011 | 00110 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | | |
| UC7 | 11 | 11111111 | 01010 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 1100 | 11100 | | 107 | 00 | 001100110 | 00000 | 01101 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 147 | 00 | 000011000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UC8 | 00 | 010000110 | 00100 | 01011 | 10 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 10000 | 00000 | | 108 | 01 | 011010000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | 148 | 00 | 010101010 | 01001 | 10100 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UC9 | 11 | 11111111 | 01100 | 01001 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 1100 | 00000 | | 109 | 00 | 001001011 | 00101 | 00011 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 149 | 00 | 010101010 | 01001 | 10100 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | | | | |
| UCA | 00 | 11101001 | 00000 | 01110 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 10 | 1 | 00000 | 00000 | | 10A | 00 | 011101000 | 00101 | 00110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 14A | 00 | 010101010 | 01010 | 01101 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| UCB | 00 | 100110010 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 0101 | 00000 | | 10B | 00 | 110101100 | 00101 | 00110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 14B | 00 | 010101111 | 00010 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UCC | 00 | 100000001 | 00100 | 00011 | 00 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | | 10C | 00 | 001001010 | 11011 | 00011 | 00 | 10 | 11 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 14C | 00 | 010101010 | 00000 | 00001 | 00 | 00 | 10 | 10 | 00 | 0 | 000 | 10 | 1 | 11001 | 00000 | | |
| UCD | 00 | 100111101 | 00000 | 01101 | 00 | 00 | 00 | 01 | 00 | 00 | 000 | 00 | 0 | 0110 | 00000 | | 10D | 00 | 111101001 | 00000 | 00011 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 14D | 00 | 010100011 | 00000 | 00000 | 00 | 00 | 10 | 10 | 00 | 0 | 000 | 10 | 1 | 11001 | 00000 | | | |
| UCE | 01 | 100101000 | 00000 | 00110 | 10 | 10 | 01 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 10E | 00 | 111101011 | 00000 | 00000 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 14E | 00 | 001010011 | 11011 | 01111 | 00 | 10 | 11 | 11 | 0 | 0 | 011 | 00 | 0 | 00000 | 00000 | | |
| UCF | 00 | 101010110 | 00000 | 00000 | 11 | 10 | 11 | 00 | 00 | 0 | 111 | 11 | 0 | 1100 | 00000 | | 10F | 00 | 100100101 | 11011 | 10101 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 14F | 00 | 001011100 | 01001 | 00001 | 00 | 00 | 00 | 11 | 10 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UCG | 01 | 011010000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | | 110 | 00 | 011011111 | 00000 | 00000 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | 150 | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | | | | |
| UCH | 01 | 011010000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | | 111 | 10 | 100000000 | 00101 | 00110 | 00 | 11 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 151 | 00 | 010100001 | 01001 | 01001 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UCI | 00 | 100100101 | 01101 | 00001 | 00 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 112 | 00 | 100101100 | 00101 | 00110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 152 | 01 | 000110000 | 00000 | 00000 | 00 | 11 | 00 | 10 | 00 | 0 | 000 | 10 | 1 | 11001 | 00000 | | |
| UCJ | 10 | 100000000 | 00000 | 01110 | 01 | 00 | 11 | 01 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 113 | 10 | 100000000 | 10100 | 00011 | 01 | 10 | 11 | 01 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 153 | 00 | 101110011 | 00000 | 10101 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UCK | 01 | 100011011 | 01010 | 00000 | 01 | 10 | 01 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00111 | 00000 | | 114 | 00 | 001001000 | 01010 | 00110 | 01 | 10 | 00 | 01 | 0 | 000 | 10 | 0 | 00111 | 00000 | 154 | 00 | 000010000 | 00000 | 00101 | 00 | 00 | 11 | 10 | 00 | 0 | 001 | 10 | 1 | 10100 | 00000 | | |
| UCL | 00 | 001010110 | 10001 | 00110 | 00 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 115 | 00 | 001010110 | 01010 | 00110 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 155 | 00 | 000010000 | 00000 | 00000 | 00 | 00 | 00 | 10 | 00 | 0 | 001 | 10 | 1 | 10100 | 00000 | | |
| UCM | 01 | 100100000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 116 | 00 | 010101110 | 11010 | 00011 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | 156 | 00 | 011101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UCN | 00 | 011110000 | 00000 | 10001 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 117 | 10 | 100000000 | 00000 | 00000 | 01 | 10 | 11 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 157 | 00 | 010101011 | 00000 | 00010 | 00 | 00 | 00 | 01 | 00 | 0 | 100 | 00 | 1 | 10111 | 00000 | | |
| UCO | 11 | 11111111 | 01010 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 1100 | 11100 | | 118 | 00 | 011101000 | 01101 | 00110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 158 | 00 | 010100110 | 01100 | 01110 | 11 | 10 | 00 | 00 | 0 | 000 | 10 | 0 | 00110 | 01000 | | | | |
| UCP | 00 | 100100100 | 10110 | 00011 | 00 | 10 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01001 | 00000 | | 119 | 00 | 111110011 | 01101 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01011 | 00000 | 159 | 00 | 110001000 | 01100 | 00010 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| UCQ | 00 | 100100100 | 10110 | 00011 | 00 | 10 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01001 | 00000 | | 11A | 00 | 111110010 | 01101 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01011 | 00000 | 15A | 00 | 010100100 | 01001 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01111 | 00000 | | | |
| UCR | 00 | 100100010 | 00011 | 00011 | 00 | 00 | 00 | 01 | 00 | 00 | 0 | 001 | 00 | 1 | 10101 | 00000 | | 11B | 00 | 111101001 | 00100 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 00101 | 10000 | 15B | 00 | 010100011 | 01001 | 11110 | 00 | 00 | 01 | 00 | 0 | 1 | 000 | 00 | 0 | 00011 | 00000 | | |
| UCS | 00 | 010001100 | 00100 | 00011 | 10 | 10 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 10000 | 00000 | | 11C | 01 | 110110101 | 00100 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 15C | 00 | 010100010 | 01001 | 11110 | 00 | 00 | 01 | 00 | 0 | 1 | 000 | 01 | 0 | 00000 | 00000 | | |
| UCD | 00 | 100011101 | 00000 | 00001 | 00 | 11 | 00 | 11 | 00 | 11 | 0 | 011 | 10 | 1 | 00000 | 00000 | | 11D | 00 | 100110110 | 01101 | 01101 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 15D | 01 | 110101010 | 01001 | 11100 | 00 | 00 | 01 | 00 | 0 | 0 | 000 | 00 | 0 | 01000 | 00000 | | |
| UCE | 01 | 100011000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2-5A contd.

| ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR |
|------|-----|-----------|-------|-------|----|----|----|----|----|------|-----|-----|-------|-------|-------|------|-----------|-----------|-------|-------|----|----|----|----|-----|-----|-----|-------|-------|-------|-------|
| 180 | 00 | 000101000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | 180 | 00 | 111010000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | |
| 181 | 00 | 000100000 | 00000 | 00000 | 01 | 10 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 181 | 00 | 000101111 | 01001 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 182 | 00 | 001010000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 182 | 01 | 000101000 | 00000 | 01101 | 00 | 10 | 11 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 183 | 00 | 011010001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 183 | 00 | 010000101 | 11011 | 01011 | 00 | 10 | 11 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | |
| 184 | 00 | 001111010 | 00100 | 00011 | 00 | 00 | 00 | 00 | 00 | 0 | 111 | 00 | 1 | 10110 | 00000 | 184 | 01 | 011110001 | 01101 | 00001 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 185 | 00 | 110001000 | 00100 | 00011 | 00 | 00 | 00 | 00 | 00 | 0 | 111 | 10 | 0 | 00000 | 00000 | 185 | 00 | 110001000 | 01100 | 01110 | 01 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00100 | |
| 186 | 01 | 001010100 | 00011 | 00000 | 00 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | 186 | 00 | 011001100 | 00000 | 00000 | 01 | 00 | 11 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | |
| 187 | 01 | 001100100 | 00111 | 00000 | 00 | 01 | 00 | 00 | 0 | 1000 | 00 | 0 | 00100 | 00000 | 187 | 00 | 000101001 | 00000 | 00001 | 10 | 10 | 00 | 00 | 0 | 111 | 00 | 0 | 00000 | 00000 | | |
| 188 | 00 | 001101010 | 01101 | 00110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 188 | 00 | 000101010 | 01010 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 189 | 10 | 100000000 | 00000 | 01110 | 00 | 00 | 00 | 11 | 01 | 0 | 000 | 10 | 1 | 00000 | 00000 | 189 | 00 | 000111011 | 11011 | 00110 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 18A | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 18A | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 18B | 00 | 000011011 | 00000 | 01010 | 00 | 00 | 10 | 00 | 10 | 0 | 000 | 00 | 0 | 00000 | 00000 | 18B | 00 | 001110001 | 11011 | 01111 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 18C | 00 | 001100010 | 11011 | 00110 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01010 | 00000 | 18C | 00 | 001111111 | 00000 | 00101 | 00 | 00 | 11 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 18D | 00 | 001101110 | 01000 | 00101 | 00 | 11 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 18D | 00 | 001110000 | 11011 | 01111 | 00 | 10 | 11 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | |
| 18E | 01 | 000100100 | 00001 | 00111 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | 18E | 00 | 010101100 | 01000 | 00001 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 11010 | 00000 | | |
| 18F | 00 | 001100001 | 11011 | 00100 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 18F | 00 | 110111000 | 10100 | 00011 | 00 | 00 | 00 | 01 | 0 | 000 | 10 | 0 | 11010 | 00000 | |
| 190 | 00 | 000011001 | 00000 | 00101 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 190 | 00 | 000101111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 191 | 00 | 110111110 | 00000 | 00010 | 10 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 191 | 00 | 001101010 | 01100 | 00000 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 192 | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 192 | 01 | 001111100 | 00000 | 01101 | 00 | 10 | 10 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | |
| 193 | 01 | 000000010 | 00000 | 00000 | 01 | 10 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 193 | 00 | 000100010 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00010 | 00000 | |
| 194 | 00 | 001101010 | 01100 | 00000 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 01011 | 00000 | 194 | 01 | 011101010 | 01001 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 10 | 0 | 00111 | 00000 |
| 195 | 00 | 001101000 | 10110 | 00011 | 00 | 00 | 10 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | 195 | 01 | 011101010 | 01001 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 10 | 0 | 10010 | 00000 | |
| 196 | 00 | 011101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 196 | 11 | 010011110 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | |
| 197 | 00 | 001100111 | 10100 | 00011 | 00 | 11 | 00 | 10 | 00 | 0 | 011 | 10 | 1 | 00000 | 00000 | 197 | 01 | 011011000 | 00000 | 00001 | 01 | 00 | 11 | 00 | 0 | 111 | 10 | 0 | 00000 | 00000 | |
| 198 | 00 | 111101001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 10 | 1 | 00000 | 00000 | 198 | 01 | 010000100 | 11010 | 00111 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | |
| 199 | 00 | 001011110 | 00000 | 01101 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 199 | 00 | 000001011 | 10100 | 00000 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 19A | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 19A | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 19B | 01 | 001111000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 19B | 00 | 001110000 | 11010 | 10010 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 19C | 01 | 001011100 | 10100 | 00111 | 00 | 00 | 11 | 10 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | 19C | 01 | 000110000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 19D | 00 | 011111011 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | 19D | 00 | 001111000 | 11011 | 01111 | 00 | 10 | 11 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 19E | 00 | 001100000 | 01000 | 01001 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 19E | 01 | 000001100 | 00000 | 00101 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 19F | 00 | 001010001 | 10100 | 00110 | 00 | 10 | 00 | 00 | 01 | 0 | 111 | 00 | 0 | 00000 | 00000 | 19F | 00 | 001001001 | 00000 | 00001 | 00 | 00 | 00 | 00 | 0 | 111 | 00 | 0 | 00000 | 00000 | |
| 1A0 | 01 | 100111010 | 01000 | 00001 | 00 | 11 | 00 | 00 | 10 | 0 | 000 | 00 | 0 | 00000 | 00000 | 1A0 | 00 | 100000000 | 00000 | 00001 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A1 | 01 | 101101010 | 11010 | 00111 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | 1A1 | 01 | 100101010 | 00001 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A2 | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 1A2 | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A3 | 01 | 001100010 | 00000 | 00000 | 01 | 10 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 1A3 | 00 | 000100001 | 00000 | 00101 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A4 | 00 | 001011010 | 00101 | 00000 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 1A4 | 01 | 000011010 | 00000 | 00101 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A5 | 00 | 100101011 | 01001 | 00110 | 00 | 11 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 1A5 | 00 | 000110011 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A6 | 00 | 010010110 | 11011 | 01011 | 00 | 10 | 00 | 00 | 00 | 0 | 111 | 11 | 0 | 01110 | 01000 | 1A6 | 01 | 001001100 | 00000 | 01101 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | |
| 1A7 | 01 | 001011000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 00 | 0 | 111 | 00 | 0 | 10111 | 00000 | 1A7 | 00 | 001001100 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A8 | 01 | 100101010 | 01001 | 00000 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 10 | 0 | 00111 | 00000 | 1A8 | 00 | 000010110 | 10100 | 00110 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A9 | 00 | 100111010 | 01101 | 01010 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 1A9 | 01 | 001110100 | 11010 | 00111 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | |
| 1AA | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 1AA | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1AB | 00 | 000010011 | 01010 | 10000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 1AB | 00 | 000110011 | 11010 | 01111 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1AC | 01 | 001010010 | 00000 | 00001 | 00 | 00 | 00 | 11 | 10 | 0 | 011 | 10 | 0 | 00000 | 00000 | 1AC | 00 | 000010010 | 11010 | 00011 | 00 | 10 | 11 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1AD | 00 | 010100000 | 00000 | 00011 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 1AD | 01 | 001000100 | 00010 | 00000 | 00 | 00 | 10 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | |
| 1AE | 10 | 111111111 | 01001 | 00001 | 11 | 10 | 11 | 00 | 10 | 0 | 000 | 11 | 0 | 11100 | 00000 | 1AE | 00 | 111101001 | 10100 | 00011 | 00 | 00 | | | | | | | | | |

Table 2-5B Control-ROM Binary Content P856

| ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | |
|------|-----|-----------|-------|-------|----|----|----|----|----|------|-----|-----|-------|-------|-------|------|-----------|-----------|-------|-------|----|----|----|----|-----|-----|-----|-------|-------|-------|-------|-----------|-----------|-----------|-----------|-------|-------|----|----|------|------|------|-------|-------|-------|-------|-------|-------|
| 000 | 00 | 111101000 | 00011 | 00001 | 00 | 10 | 11 | 00 | 00 | 0 | 111 | 00 | 0 | 00000 | 00000 | 040 | 11 | 111111111 | 01100 | 01000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 080 | 00 | 000001000 | 00000 | 00001 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 001 | 11 | 111111111 | 00000 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 00000 | 041 | 01 | 111001000 | 10110 | 01000 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 10000 | 00000 | 081 | 00 | 100000000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 002 | 00 | 111101001 | 00000 | 00000 | 00 | 00 | 00 | 10 | 11 | 0 | 000 | 00 | 0 | 10000 | 00000 | 042 | 00 | 011111101 | 00000 | 00000 | 01 | 10 | 00 | 00 | 00 | 11 | 0 | 000 | 10 | 0 | 00000 | 00000 | 082 | 00 | 110110010 | 01010 | 01110 | 00 | 00 | 00 | 00 | 00 | 0 | 100 | 11 | 0 | 00000 | 00000 |
| 003 | 01 | 011010000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | 043 | 00 | 011101010 | 00000 | 00000 | 01 | 10 | 00 | 00 | 11 | 0 | 000 | 10 | 0 | 00000 | 00000 | 083 | 10 | 100000000 | 00101 | 00011 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 004 | 01 | 111110000 | 11100 | 10010 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 044 | 00 | 100000001 | 00100 | 01000 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 10000 | 084 | 00 | 100001011 | 01100 | 10010 | 00 | 00 | 00 | 00 | 00 | 0 | 1000 | 01 | 0 | 00000 | 00000 | | |
| 005 | 00 | 111111011 | 00000 | 00000 | 00 | 00 | 11 | 10 | 0 | 000 | 00 | 0 | 01110 | 00000 | 045 | 00 | 100000001 | 00000 | 01010 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | 085 | 00 | 110001011 | 01100 | 10001 | 00 | 01 | 00 | 00 | 0 | 1000 | 01 | 0 | 00110 | 00000 | | | | |
| 006 | 00 | 111111111 | 10100 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 046 | 11 | 111111111 | 01000 | 01000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 086 | 00 | 101101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 1000 | 00 | 0 | 00000 | 00000 | |
| 007 | 00 | 111111111 | 00000 | 01110 | 01 | 10 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 047 | 00 | 111101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 00000 | 01100 | 087 | 00 | 101111001 | 00101 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 0000 | 00 | 0 | 00010 | 00000 | | |
| 008 | 11 | 111111111 | 01100 | 00001 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 048 | 01 | 110100110 | 00001 | 11100 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | 088 | 01 | 010110011 | 00000 | 01010 | 00 | 10 | 00 | 00 | 0 | 0000 | 00 | 0 | 11111 | 00000 | | | |
| 009 | 00 | 111101001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 10000 | 049 | 01 | 101000000 | 00001 | 00111 | 00 | 11 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 089 | 00 | 010110101 | 01001 | 01010 | 00 | 00 | 11 | 00 | 00 | 0 | 0000 | 00 | 0 | 01111 | 00000 | |
| 00A | 00 | 101101101 | 11110 | 00011 | 00 | 00 | 00 | 00 | 0 | 111 | 00 | 0 | 00000 | 00000 | 04A | 00 | 011000000 | 10100 | 00000 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 08A | 00 | 100110000 | 00000 | 00001 | 00 | 00 | 00 | 00 | 0 | 111 | 00 | 1 | 00000 | 00000 | | | | |
| 00B | 00 | 111111111 | 00000 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04B | 01 | 110110101 | 01100 | 10010 | 00 | 00 | 00 | 00 | 11 | 0 | 000 | 00 | 0 | 00000 | 00000 | 08B | 01 | 011010000 | 10000 | 00011 | 00 | 11 | 00 | 00 | 0 | 0000 | 00 | 0 | 11011 | 00000 | | |
| 00C | 00 | 100000001 | 00100 | 00011 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | 04C | 01 | 110110010 | 00111 | 00011 | 00 | 00 | 00 | 10 | 10 | 1 | 011 | 10 | 0 | 00000 | 00000 | 08C | 01 | 010101011 | 11010 | 01011 | 00 | 10 | 11 | 00 | 00 | 0 | 001 | 00 | 0 | 10100 | 00000 | | |
| 00D | 00 | 100000001 | 10100 | 00011 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 00000 | 04D | 00 | 111101001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 08D | 00 | 110101000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0000 | 00 | 0 | 01101 | 00000 | | | |
| 00E | 00 | 011100110 | 11011 | 00011 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04E | 01 | 110110000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | 08E | 01 | 111010100 | 10100 | 00011 | 00 | 00 | 10 | 00 | 0 | 000 | 00 | 0 | 10100 | 00000 | | | | |
| 00F | 00 | 011100101 | 11011 | 00011 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 04F | 00 | 101110010 | 00000 | 01110 | 01 | 10 | 00 | 00 | 0 | 011 | 10 | 0 | 10001 | 10000 | 08F | 00 | 101011001 | 00000 | 01010 | 00 | 10 | 01 | 00 | 0 | 0000 | 00 | 0 | 00000 | 00000 | | | | |
| 010 | 01 | 111100000 | 11110 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 050 | 11 | 111111111 | 01100 | 00010 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 10000 | 090 | 00 | 110101010 | 11010 | 01011 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 011 | 00 | 111101001 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 051 | 01 | 110001000 | 10110 | 00010 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 091 | 10 | 100000011 | 10100 | 00011 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| 012 | 01 | 011100000 | 01000 | 00001 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | 052 | 00 | 011101100 | 00000 | 01110 | 00 | 00 | 00 | 01 | 11 | 0 | 000 | 10 | 1 | 00000 | 00000 | 092 | 00 | 111101101 | 10100 | 00011 | 00 | 10 | 00 | 00 | 0 | 100 | 11 | 0 | 11100 | 00000 | | | |
| 013 | 00 | 011100000 | 00000 | 00011 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 053 | 00 | 011101000 | 00000 | 01110 | 00 | 00 | 00 | 01 | 11 | 0 | 000 | 10 | 1 | 00000 | 00000 | 093 | 10 | 100000000 | 10100 | 00011 | 00 | 10 | 11 | 00 | 00 | 0 | 0000 | 00 | 0 | 00000 | 00000 | |
| 014 | 00 | 110101000 | 10011 | 10010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 054 | 00 | 100000001 | 00100 | 00010 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 00000 | 10000 | 094 | 00 | 110001011 | 01100 | 01111 | 00 | 00 | 00 | 00 | 0 | 1000 | 01 | 0 | 00011 | 00000 | | | |
| 015 | 00 | 110101000 | 10011 | 10010 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01110 | 00000 | 055 | 00 | 010101000 | 01000 | 01101 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 095 | 01 | 111000111 | 01000 | 00001 | 00 | 00 | 00 | 00 | 0 | 0000 | 00 | 0 | 00000 | 00000 | | | |
| 016 | 11 | 111111111 | 00000 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 00000 | 056 | 01 | 110100000 | 00000 | 00000 | 00 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 096 | 10 | 100000000 | 00111 | 00011 | 00 | 10 | 00 | 00 | 0 | 0000 | 00 | 0 | 00000 | 00000 | | | |
| 017 | 11 | 111111110 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00001 | 00000 | 057 | 01 | 110010000 | 11110 | 10010 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 10001 | 00000 | 097 | 00 | 101101001 | 10100 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 1000 | 00 | 0 | 00000 | 00000 | | |
| 018 | 01 | 110010011 | 10100 | 00011 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 01111 | 00000 | 058 | 00 | 110100110 | 01001 | 11100 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 098 | 01 | 010110011 | 00000 | 01010 | 00 | 10 | 00 | 00 | 0 | 0000 | 00 | 0 | 11111 | 00000 | | | | |
| 019 | 01 | 101011011 | 10100 | 00011 | 00 | 10 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 01111 | 00000 | 059 | 01 | 101000000 | 00001 | 00111 | 00 | 11 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 099 | 00 | 010101001 | 00010 | 10010 | 00 | 00 | 11 | 00 | 00 | 0 | 0000 | 00 | 0 | 00000 | 00000 | |
| 01A | 01 | 101111011 | 00100 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05A | 00 | 011100010 | 10100 | 00000 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 09A | 00 | 010010101 | 00001 | 00011 | 00 | 00 | 00 | 00 | 0 | 111 | 00 | 1 | 11111 | 00000 | | | |
| 01B | 00 | 010011101 | 01001 | 10001 | 00 | 00 | 01 | 00 | 0 | 1000 | 01 | 0 | 00110 | 00000 | 05B | 01 | 110100101 | 01100 | 01111 | 00 | 00 | 10 | 00 | 11 | 0 | 000 | 00 | 0 | 00011 | 00000 | 09B | 00 | 011111110 | 01101 | 00001 | 00 | 00 | 00 | 00 | 0 | 0000 | 00 | 0 | 00000 | 00000 | | | |
| 01C | 01 | 101101011 | 10100 | 00011 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05C | 01 | 110100010 | 00111 | 00011 | 00 | 00 | 00 | 11 | 10 | 1 | 011 | 10 | 0 | 00000 | 00000 | 09C | 01 | 010110011 | 11011 | 01111 | 00 | 10 | 00 | 00 | 0 | 0000 | 00 | 0 | 11111 | 00000 | | | |
| 01D | 01 | 101101011 | 10100 | 00011 | 00 | 10 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05D | 00 | 010111110 | 00000 | 00001 | 00 | 11 | 00 | 01 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 09D | 00 | 101000011 | 10100 | 00011 | 10 | 10 | 00 | 00 | 0 | 011 | 10 | 1 | 00110 | 00000 | | | |
| 01E | 00 | 011011011 | 00100 | 00011 | 00 | 00 | 11 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 05E | 00 | 110011000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 09E | 00 | 101100000 | 10100 | 00011 | 00 | 10 | 00 | 00 | 0 | 0000 | 00 | 0 | 11111 | 00000 | | | | |

Table 2-5B contd.

| ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD. | SNA | NAN | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | | |
|------|-----|----------|-------|-------|----|----|----|----|----|----|-----|-----|---|-------|-------|------|-----|-----------|-------|-------|----|----|----|----|----|-----|-----|-----|-------|-------|-------|------|-----------|-----------|-------|-------|----|----|----|----|-----|-----|-----|-------|-------|-------|-------|-------|-------|
| OC0 | 00 | 11111111 | 01100 | 00001 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 00000 | 100 | 00 | 00011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01001 | 00000 | 140 | 00 | 00111111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | | | | |
| OC1 | 00 | 11110101 | 00000 | 00001 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 101 | 00 | 11001101 | 00000 | 00011 | 00 | 11 | 00 | 00 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 141 | 00 | 11110101 | 01101 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 000 | 00 | 1 | 01011 | 00000 |
| OC2 | 00 | 10011010 | 00000 | 01001 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 01100 | 00000 | 102 | 00 | 01110100 | 00101 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 142 | 00 | 11100111 | 01100 | 01010 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 |
| OC3 | 00 | 01110110 | 00000 | 00000 | 01 | 10 | 00 | 00 | 11 | 0 | 000 | 10 | 0 | 00000 | 00000 | 103 | 00 | 01101101 | 00101 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 143 | 00 | 10000000 | 10000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 011 | 00 | 1 | 00000 | 10000 |
| OC4 | 00 | 00100111 | 01010 | 00110 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 104 | 00 | 01010011 | 00000 | 00000 | 01 | 10 | 00 | 00 | 00 | 0 | 100 | 11 | 0 | 00000 | 00000 | 144 | 00 | 11000100 | 00000 | 00001 | 00 | 00 | 00 | 00 | 0 | 111 | 11 | 0 | 00000 | 01000 | | | |
| OC5 | 00 | 11110101 | 00000 | 00011 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 105 | 01 | 01010100 | 00000 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 145 | 00 | 01010111 | 00010 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OC6 | 00 | 01000100 | 00100 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 106 | 01 | 01010000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | 146 | 01 | 00001100 | 11011 | 00110 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OC7 | 11 | 11111111 | 00100 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 11100 | 107 | 00 | 00110011 | 00000 | 01101 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 147 | 00 | 00001100 | 00000 | 00000 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| OC8 | 00 | 01000010 | 00100 | 01011 | 10 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 10000 | 00000 | 108 | 01 | 01010000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | 148 | 00 | 01010110 | 01001 | 10100 | 00 | 10 | 00 | 00 | 1 | 000 | 01 | 0 | 00000 | 00000 | | | |
| OC9 | 11 | 11111111 | 01100 | 01001 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 00000 | 109 | 00 | 00100111 | 00101 | 00011 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 149 | 00 | 01011010 | 01001 | 10100 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | | | | |
| OCA | 00 | 11110101 | 00000 | 01110 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 10 | 1 | 00000 | 00000 | 10A | 00 | 01110100 | 00101 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 150 | 00 | 01010110 | 01010 | 01101 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OCB | 00 | 10011010 | 00000 | 00000 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01001 | 00000 | 10B | 00 | 01010100 | 00101 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 151 | 00 | 01010110 | 00010 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OCC | 00 | 10000001 | 00100 | 00011 | 00 | 00 | 00 | 00 | 00 | 0 | 011 | 00 | 1 | 10000 | 00000 | 10C | 00 | 001001010 | 11011 | 00011 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 152 | 00 | 01010111 | 00010 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| CC2 | 00 | 10011101 | 00000 | 01101 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 01110 | 00000 | 10D | 00 | 01110101 | 00000 | 00011 | 00 | 00 | 00 | 01 | 01 | 0 | 000 | 00 | 1 | 00000 | 00000 | 153 | 00 | 01010111 | 11011 | 01111 | 00 | 10 | 11 | 10 | 0 | 011 | 00 | 0 | 00000 | 00000 | | | |
| OCF | 01 | 10011000 | 00000 | 00110 | 10 | 10 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 10E | 00 | 11110111 | 00000 | 00000 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | 154 | 00 | 001000010 | 00000 | 00000 | 00 | 00 | 10 | 00 | 0 | 000 | 10 | 0 | 11111 | 00000 | | | | |
| OCF | 00 | 10110110 | 00000 | 00000 | 11 | 10 | 11 | 00 | 00 | 0 | 111 | 11 | 0 | 11100 | 00000 | 10F | 00 | 100100101 | 11011 | 10010 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 155 | 00 | 00101100 | 01001 | 00001 | 00 | 00 | 11 | 10 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OD0 | 01 | 01101000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | 110 | 00 | 01101111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | 156 | 00 | 01001111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | | | | |
| OD1 | 01 | 01101000 | 10000 | 00011 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 11011 | 00000 | 111 | 10 | 10000000 | 00010 | 00110 | 00 | 00 | 11 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 157 | 00 | 01010001 | 01001 | 01001 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OD2 | 00 | 10010010 | 01101 | 00001 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 112 | 00 | 100101100 | 00101 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 158 | 01 | 00011000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 000 | 10 | 1 | 11111 | 00000 | | | |
| OD3 | 10 | 10000000 | 00000 | 01110 | 01 | 00 | 11 | 01 | 11 | 0 | 000 | 10 | 0 | 00000 | 00000 | 113 | 10 | 10000000 | 10100 | 00011 | 01 | 10 | 11 | 01 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 159 | 00 | 101110011 | 00000 | 10010 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OD4 | 01 | 10001101 | 01010 | 00000 | 01 | 10 | 00 | 01 | 00 | 0 | 000 | 10 | 0 | 00111 | 00000 | 114 | 00 | 001001000 | 01010 | 00110 | 01 | 10 | 00 | 01 | 00 | 0 | 000 | 10 | 0 | 00111 | 00000 | 160 | 00 | 000010000 | 00000 | 00101 | 00 | 00 | 11 | 10 | 00 | 0 | 001 | 10 | 1 | 10100 | 00000 | | |
| OD5 | 00 | 00101010 | 01001 | 00110 | 00 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 115 | 00 | 001010110 | 01010 | 00110 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 161 | 00 | 000010000 | 00000 | 00101 | 00 | 00 | 11 | 10 | 00 | 0 | 001 | 10 | 1 | 10100 | 00000 | | | |
| OD6 | 01 | 10010000 | 00000 | 00000 | 00 | 00 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 116 | 00 | 010101110 | 11010 | 00000 | 01 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | 162 | 00 | 01110101 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OD7 | 01 | 11111100 | 00000 | 01001 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 117 | 10 | 10000000 | 00000 | 00000 | 01 | 10 | 11 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | 163 | 00 | 01101011 | 00000 | 00010 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| OD8 | 11 | 11111111 | 00100 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 11100 | 118 | 00 | 011101010 | 01011 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | 164 | 00 | 01010110 | 01100 | 01110 | 11 | 10 | 00 | 00 | 0 | 000 | 10 | 0 | 10111 | 00000 | | | |
| OD9 | 11 | 11111111 | 10100 | 00000 | 11 | 10 | 11 | 10 | 11 | 0 | 000 | 10 | 0 | 11100 | 11100 | 119 | 00 | 111110011 | 01101 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01011 | 00000 | 165 | 00 | 110001000 | 01100 | 00110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| ODA | 00 | 10010010 | 10110 | 00011 | 00 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01001 | 00000 | 11A | 00 | 111110010 | 01101 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 01011 | 00000 | 166 | 00 | 01010100 | 01001 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| ODB | 00 | 10010010 | 00011 | 00011 | 00 | 00 | 00 | 01 | 00 | 0 | 001 | 00 | 1 | 10101 | 00000 | 11B | 00 | 111101001 | 00100 | 00000 | 01 | 00 | 00 | 00 | 0 | 000 | 00 | 1 | 00101 | 10000 | 167 | 00 | 010100011 | 01001 | 11110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| ODC | 00 | 01000110 | 00100 | 00011 | 10 | 10 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 10000 | 00000 | 11C | 01 | 110110101 | 00100 | 00011 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 168 | 00 | 010100010 | 01001 | 11110 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| ODE | 00 | 10001101 | 00000 | 00001 | 00 | 11 | 00 | 11 | 00 | 0 | 011 | 10 | 1 | 00000 | 00000 | 11D | 00 | 100111010 | 01101 | 01101 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 169 | 01 | 110110110 | 01001 | 11100 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| ODE | 01 | 10001100 | 00000 | 00000 | 00 | 00 | 01 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | 11E | 00 | 111101100 | 01110 | 01110 | 00 | 00 | 00 | 00 | 0 | 100 | 11 | 0 | 00000 | 00000 | 170 | 00 | 010100000 | 11011 | 00110 | 10 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Table 2-5b contd.

| ADD | SNA | NA | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | ADD | SNA | NA | A | ADL | C | M | Q | S | P | CT | B | SEQ | R | GP | CR | | |
|-----|-----|-----------|-------|-------|----|----|----|----|----|-----|-----|-----|-------|-------|-------|-----|-----|-----------|-----------|-------|-------|----|----|----|----|-----|-----|-----|-------|-------|-------|-------|--|
| 1A0 | 00 | 000101000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | | 1C0 | 00 | 111101000 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | | | |
| 1A1 | 00 | 000100000 | 00000 | 00000 | 01 | 10 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 1C1 | 00 | 000110111 | 01001 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| 1A2 | 00 | 001010000 | 11010 | 10010 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1C2 | 01 | 000101100 | 00000 | 01101 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | | |
| 1A3 | 00 | 011101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1C3 | 00 | 010000101 | 11011 | 01011 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | | |
| 1A4 | 00 | 001111010 | 00100 | 00011 | 00 | 00 | 00 | 00 | 0 | 111 | 10 | 1 | 10110 | 00000 | | 1C4 | 01 | 011100001 | 01101 | 00001 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | | |
| 1A5 | 00 | 110001000 | 00100 | 00011 | 00 | 00 | 00 | 00 | 0 | 111 | 10 | 0 | 00000 | 00000 | | 1C5 | 00 | 110001000 | 01100 | 01110 | 01 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00100 | | | |
| 1A6 | 01 | 001010100 | 00011 | 00000 | 00 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | | 1C6 | 00 | 011001100 | 00000 | 00000 | 01 | 00 | 11 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | |
| 1A7 | 01 | 001100100 | 00111 | 00000 | 00 | 00 | 01 | 00 | 00 | 1 | 000 | 00 | 0 | 00100 | 00000 | | 1C7 | 00 | 000101001 | 00000 | 00001 | 10 | 10 | 00 | 00 | 0 | 0 | 111 | 00 | 0 | 00000 | 00000 | |
| 1A8 | 00 | 001110110 | 01101 | 00110 | 00 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 1 | 00000 | 00000 | | 1C8 | 00 | 000110110 | 01010 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1A9 | 10 | 100000000 | 00000 | 01110 | 00 | 00 | 11 | 01 | 0 | 000 | 10 | 1 | 00000 | 00000 | | 1C9 | 00 | 000110111 | 11011 | 00110 | 00 | 10 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1AA | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1CA | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1AB | 00 | 000011011 | 00000 | 01010 | 00 | 10 | 00 | 10 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1CB | 00 | 001110001 | 11011 | 01111 | 00 | 10 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1AC | 00 | 001110010 | 11011 | 00110 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 01010 | 00000 | | 1CC | 00 | 001111111 | 00000 | 00101 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1AD | 00 | 001101110 | 01000 | 00101 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1CD | 00 | 010011000 | 11011 | 01111 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 01101 | 00000 | | |
| 1AE | 01 | 000100100 | 00001 | 00111 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | | 1CE | 00 | 010101100 | 01000 | 00001 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 10 | 0 | 11111 | 00000 | | |
| 1AF | 00 | 001100001 | 11011 | 00100 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1CF | 00 | 110111000 | 10100 | 00011 | 00 | 00 | 01 | 00 | 0 | 0 | 000 | 10 | 0 | 11111 | 00000 | | |
| 1B0 | 00 | 000011001 | 00000 | 00101 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1D0 | 00 | 000101111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1B1 | 00 | 110111110 | 00000 | 00010 | 10 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1D1 | 00 | 001101010 | 01100 | 00000 | 00 | 00 | 01 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1B2 | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1D2 | 01 | 001111100 | 00000 | 01101 | 00 | 10 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00100 | 00000 | | |
| 1B3 | 01 | 000000010 | 00000 | 00000 | 01 | 10 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 1D3 | 00 | 000110010 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00010 | 00000 | | |
| 1B4 | 00 | 001101010 | 01100 | 00000 | 00 | 00 | 01 | 00 | 0 | 000 | 00 | 0 | 01011 | 00000 | | 1D4 | 01 | 011101010 | 01001 | 00110 | 00 | 00 | 01 | 00 | 0 | 0 | 000 | 10 | 0 | 01111 | 00000 | | |
| 1B5 | 00 | 001101000 | 10110 | 00011 | 00 | 00 | 10 | 00 | 0 | 011 | 10 | 1 | 00000 | 00000 | | 1D5 | 01 | 011101010 | 01001 | 00110 | 00 | 00 | 01 | 00 | 0 | 0 | 000 | 10 | 0 | 10010 | 00000 | | |
| 1B6 | 00 | 011101001 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1D6 | 11 | 010011110 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 10 | 0 | 00000 | 00000 | | |
| 1B7 | 00 | 001100111 | 10100 | 00011 | 00 | 11 | 00 | 10 | 0 | 011 | 10 | 1 | 00000 | 00000 | | 1D7 | 01 | 011011000 | 00000 | 00001 | 01 | 00 | 11 | 00 | 00 | 0 | 111 | 10 | 0 | 00000 | 00000 | | |
| 1B8 | 00 | 111101001 | 00000 | 00001 | 00 | 00 | 01 | 01 | 0 | 000 | 10 | 1 | 00000 | 00000 | | 1D8 | 01 | 010000100 | 11010 | 00111 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00100 | 00000 | | |
| 1B9 | 00 | 001011110 | 00000 | 01101 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1D9 | 00 | 000010111 | 10100 | 00000 | 00 | 00 | 00 | 01 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1BA | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1DA | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1BB | 01 | 001111000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1DB | 01 | 001110000 | 11010 | 10010 | 00 | 10 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1BC | 01 | 001011100 | 10100 | 00111 | 00 | 00 | 11 | 10 | 0 | 000 | 00 | 0 | 00100 | 00000 | | 1DC | 01 | 010011000 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1BD | 00 | 011111011 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 100 | 00 | 0 | 10011 | 00000 | | 1DD | 00 | 011111000 | 11011 | 01111 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1BE | 00 | 001100000 | 01000 | 01001 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1DE | 01 | 000001100 | 00000 | 00101 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1BF | 00 | 001010001 | 10100 | 00110 | 00 | 10 | 00 | 00 | 0 | 111 | 00 | 0 | 00000 | 00000 | | 1DF | 00 | 001010001 | 00000 | 00001 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00010 | 00000 | | |
| 1C0 | 00 | 000110101 | 01001 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 1E0 | 00 | 100000000 | 00000 | 00001 | 00 | 00 | 00 | 00 | 01 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1C1 | 00 | 000110111 | 01001 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 1E1 | 01 | 110010101 | 00001 | 00011 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1C2 | 01 | 000101100 | 00000 | 01101 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1E2 | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1C3 | 00 | 010000101 | 11011 | 01011 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1E3 | 00 | 000100001 | 00000 | 00101 | 00 | 10 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1C4 | 01 | 011100001 | 01101 | 00001 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1E4 | 01 | 000011010 | 00000 | 00000 | 00 | 00 | 00 | 10 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1C5 | 00 | 110001000 | 01100 | 01110 | 01 | 00 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 1E5 | 00 | 000110011 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1C6 | 00 | 011001100 | 00000 | 00000 | 01 | 00 | 11 | 00 | 00 | 0 | 000 | 10 | 0 | 00000 | 00000 | | 1E6 | 01 | 001001100 | 00000 | 01101 | 00 | 10 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00100 | 00000 | |
| 1C7 | 00 | 000101001 | 00000 | 00001 | 10 | 10 | 00 | 00 | 0 | 0 | 111 | 00 | 0 | 00000 | 00000 | | 1E7 | 00 | 001001100 | 00000 | 00000 | 00 | 11 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1C8 | 00 | 000110110 | 01010 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1E8 | 00 | 000010110 | 10100 | 00110 | 00 | 10 | 10 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1C9 | 00 | 000110111 | 11011 | 00110 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1E9 | 01 | 001110100 | 11010 | 00111 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00100 | 00000 | | |
| 1CA | 00 | 010011111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1EA | 00 | 000111111 | 00000 | 00000 | 00 | 00 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1CB | 00 | 001110001 | 11011 | 01111 | 00 | 10 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1EB | 00 | 000110011 | 11010 | 01111 | 00 | 10 | 00 | 00 | 0 | 0 | 000 | 00 | 0 | 00000 | 00000 | | |
| 1CC | 00 | 001111111 | 00000 | 00101 | 00 | 00 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | | 1EC | 00 | 000010010 | 11010 | 00011 | 00 | 10 | 11 | 00 | 00 | 0 | 000 | 00 | 0 | 00000 | 00000 | |
| 1CD | 00 | 010011000 | 11011 | 01111 | 00 | 10 | 11 | 00 | 00 | 0 | | | | | | | | | | | | | | | | | | | | | | | |

2.48 INSTRUCTION WORD LOGIC

The instruction word logic (Figure 2-8AA) comprises the K register and the instruction decoder. This logic stores and decodes the program instruction word for use by the Microprogram Control.

2.49 K -- Instruction Register

This 16-bit register holds the instruction word which is obtained from memory via the GP-Bus BIO lines. The instruction-word format is given in Section 1 (paragraph 1.62). Four type 74175 IC chips are used as a straight 16-bit buffer register, with both high and low outputs available for decoding. Bus data BIO00-15R are loaded by CLK at the trailing edge of BP, when GFETCH is active. GFETCH is a general-field command bit (Table 2-3).

2.50 Instruction Decoder

The instruction decoder uses a programmable logic array (PLA) as the main decoding logic. The PLA provides an address code to the microinstruction control-store for 96 different input combinations. A set of gate-logic decoders in parallel with the PLA are used for ineffective branches and FPP instructions without attached FPP. The PLA0, PLA1 control logic controls some of the PLA and the gate-logic decoding. These instruction-decoder outputs are used with the Microprogram Control and are described in paragraphs 2.37 and 2.40 (Microinstr. Instr. Word, M.S. Pointer).

2.51 Logic gates are used to decode the K register into basic fields for controlling the PLA decoder and gate decoders. These gates may indicate when the instruction R1 or R2 fields contain 0 or 15, or when a branch condition is indicated and verified. Some bits of the K register are used as direct control bits for the PLA decoder. Complete PLA decoding is shown in Table 2-6.

2.52 PLA ROM maps are provided (Table 2-7) to show the PLA output code (as a two-bit hexadecimal number) produced for the various instructions or addressing types. The PLA output code relates directly to the control-store ROM address used by the microprogram control.

Table 2-6 Instruction Decoder PLA

| | Data Input | Output | Comments | Group |
|----|---|--------------|--------------------------|----------------------------------|
| | I14 ← I10 | F8 → F1 | | |
| | PLA0 PLA1 R1E0 R1E15 R2E0 R2E15 X15 | RAD 1 — 8 | | |
| 1 | LL - - - - - | LLLLLLLL | Inhibit mode | |
| 2 | HHL LHLH - - - - - | LLLLLLLL | INH, RIT, HLT | Privileged Instruction Detection |
| 3 | HHL LHL -L - - - - - | LLLLLLLL | I/O instructions | |
| 4 | HHL HHH -L - - - - - | LLLLLLLL | RER, WER | |
| 5 | HHH - - - - -H - - - - - | LLLLLLLL | Format 1 with R1=15 | |
| 6 | HHHL LLL - -LHLH - - - - - | LLLLLLLL | LD, ST with R2=15 | |
| 7 | HHHL HHH - -LHLH - - - - - | LLLLLLLL | ML, MS with R2=15 | |
| 8 | HH -HHH -H - - - -HL | LLLLLLLL | MVF, MVB, RTN with R2=15 | |
| 9 | HHHL HHHH - - - - - | LLLLLLLL | TS, TS | |
| 10 | HHHHL HLL - - - - - | LLLLLLLL | EL, ES | |
| 11 | H -LH - - - - - | L - - - - - | K1 | Format 0 (T8) |
| 12 | H -L -H - - - - - | -L - - - - - | K2 | |
| 13 | H -L - -H - - - - - | - -L - - - - | K3 | |
| 14 | H -L - - -H - - - - - | - - -L - - - | K4 | |
| 15 | H -L - - - -H - - - - - | - - - -L - - | OR1 | |
| 16 | H -L L L L L - - - - - | LL - - - - - | LDK | |
| 17 | H -L L L L H - - - - - | - - - - -L | ABK | |
| 18 | H -L H L H - - - - - | - - - - -L | RF, RB | |
| 19 | H -L H L L L - -H L H -L | - - - - -L | WMP | |
| 20 | H -L L H H H - - -H -L | - - - - -L - | Shift with n=0 | |
| 21 | H -H - - - - - | - - - - -L | K0 | Addressing Routines |
| 22 | H -H - - - -H - - - - | -L - - - - - | K9 | |
| 23 | H -H - - - - -H - - - - | - -L - - - - | K10 | |
| 24 | H -H - - - - -H - - - - | - - -L - - - | OR2 | |
| 25 | H -H - - - - -H - - - - | - - - - -L | K15 | |
| 26 | H -H L L L H - -LHL - - | - - - - -L | OPC-1 T3 | |
| 27 | H -H H H L L - - - - - | L - - - - -L | OPC-12 Char. Instr. | |
| 28 | H -H L L L L - -LHLHL | L - - - - -L | LDR T3 15R2 | |
| 29 | H -HL H H H L -LHLHL | - - - - -L - | MLR T3 15R2 | |
| 30 | H -H H L L -L - - - - | L - - - - -L | Floating Point | |
| 31 | H -H - - - - -L L - - - | L - - - - -L | T1 routine | |
| 32 | H -H - L L L - - - -H | L - - - - -L | ST, TS, MS | |
| 33 | H -HL H L L H - - - -H | L - - - - -L | CM | |
| 34 | H -HL H H H - - - - - | L - - - - -L | OPC-7, K0 | |
| 35 | H -H H L H L L - - - - | L - - - - -L | EL, ES | |
| 36 | H -H H H L H - - - -H | L - - - - -L | CC | |
| 37 | H -H H L H -H -LHL - - | L - - - - -L | DAR*, DSR * | |
| 38 | H -H H L H -H -H - - - | L - - - - -L | DA, DS | |
| 39 | H -H H H H L - - - - -L | - - - - -L - | Return | |
| 40 | H H H H H H L - - - - -L | - - -L - - - | Return, User | |

| | Data input | Output | Comments | Group |
|--|---|-----------|----------|-------|
| | I14 ← → I0 | F8 ← → F1 | | |
| | <div><div>14010</div></div> | | | |


| | Data Input | | Output | Comments | Group |
|----|---|----------|---------------|--------------|--------------------|
| | I14 ← → I0 | | F8 ← → F1 | | |
| |  | | RAD 1 — 8 | | |
| 82 | H-HHLHLL-LHH-- | LLLLLLLL | DAK | OR1 | Trap Detection |
| 83 | H-HHHLLH----- | LLLLLLLL | OPC-12 | OR1 | |
| 84 | H-HHHLL--LHH-H | LLLLLLLL | OPC-12 | T2, K15 | |
| 85 | H-HHHLHH-H---H | LLLLLLLL | CC | OR1 | |
| 86 | H-HHHLHH--H---H | LLLLLLLL | | | |
| 87 | H-HHHLL-----L | LLLLLLLL | OPC-14 | OR1, K15 | |
| 88 | H-HHHH-H-LL--L | LLLLLLLL | OPC-14,15 | OR1, K15, T2 | |
| 89 | H-HHHH--LHH-L | LLLLLLLL | OPC-14,15 | K15, T2 | |
| 90 | H-HHHH-H-H--L | LLLLLLLL | OPC-14,15 | OR1, K15, K9 | |
| 91 | H-HHHHHH-LL-- | LLLLLLLL | C1R | OR1 | |
| 92 | H-HHHHH--LHH-- | LLLLLLLL | C2 | T2 | |
| 93 | H-HHHHHH-LHL-L | LLLLLLLL | C1R * | OR1 | |
| 94 | LHH-----H--H | -----L-- | K0 K10 K15 | | Execution Misc. |
| 95 | LHHHLHL-LL--H | -----L-- | FFX | | |
| 96 | LHHHHHL-H---H | -----L- | CF with R1=15 | | |

Table 2-7 PLA ROM Map

PLA Output

F:

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
|---|---|---|---|---|---|---|---|

 Example: Addressing type RT55 = /43 = 0100 0011₂

MSB LSB

| MSB \ LSB | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|-----------|-------------------|-------------------|--------------|--------|-------------|--------------|----------|---|---|---|---|---|---|---|---|---|
| 0 | | NO JUMP | NO JUMP P. 2 | NO FPP | | | | | | | | | | | | |
| 1 | | ABK | | | | | | | | | | | | | | |
| 2 | ADK | ADKP | RT3 | RT3S | | | RTN | | | | | | | | | |
| 3 | SUK | SUKP | RT2 | RT2S | | | RTN USER | | | | | | | | | |
| 4 | ANK | RLY RT INH | RT5 | RT5S | | | | | | | | | | | | |
| 5 | ORK | ENB SMD LKM | RT4 | RT4S | | | | | | | | | | | | |
| 6 | XRK | | RT7 | RT7S | | | | | | | | | | | | |
| 7 | SM n d 0 | DSH n d 0 | RT6 | RT6S | SH n d 0 | DSH n d 0 | | | | | | | | | | |
| 8 | C10 CTR | WMP | | RT1 | | | RT10 | | | | | | | | | |
| 9 | SST TST INH | | | RT1P | | | RT10P | | | | | | | | | |
| A | | RF | RT3B | RT3C | | | RT3BM | | | | | | | | | |
| B | | RB | | RT2C | | | | | | | | | | | | |
| C | LCK | LCKP | | RT5C | | | | | | | | | | | | |
| D | CWC | CWCP | | RT4C | | | | | | | | | | | | |
| E | WER | WVP | | RT7C | | | | | | | | | | | | |
| F | RER | WVB | | RT6C | | | | | | | | | | | | |

ADDRESSING MODE

| MSB \ LSB | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
|-----------|----|-----|---|---|-----|-----------|-----|---|------------|------------|------------|------------|------------|------------|------------|------------|
| 0 | | | | | | | | | LC | LEP | | | ST | STP | STD | STOP |
| 1 | | AB | | | | | | | SLA SLN | PLA CLN | SLL SLC | DLL DLC | SRA SRN | DRA DRN | SRL SRC | DRL DRC |
| 2 | AD | ADP | | | ADS | IM | | | | | | | | | | |
| 3 | SU | SUP | | | SUS | C2 NGR | | | | | | | | | | |
| 4 | AN | | | | ANS | CP | TK | | | | | | | | | |
| 5 | OR | | | | ORS | | | | | | | | | | | |
| 6 | XR | | | | XRS | | TMM | | | | | | | | | |
| 7 | | | | | | | | | ML | TL | | | MS | TS | MSR0 | |
| 8 | | | | | | | | | FL | MU | | | FS | | | |
| 9 | | | | | | | | | F0 | CV | FFL | | F0S | | FFX | |
| A | | | | | | | | | EL | DAR0 DA | | DAK | ES | | DAR | |
| B | | | | | | | | | DSR DS | | | DSK | | | DSR | |
| C | | | | | | | | | LC | ECP | | | SC | | | |
| D | | | | | | | | | OW | OWP | | | CC | | | |
| E | | | | | | | | | | RTN A15 | | RTN A15 | CF | EX | CF 15R1 | |
| F | | | | | | | | | MLK | C1 | | | | C15 | | |

EXECUTION MODE

2.53 DATA HANDLING LOGIC

The Data Handling Logic (Figure 2-4) comprises the arithmetic logic unit (ALU), data and address storage and handling registers, and the logic for the data path. The basic components of the Data Handling Logic are :

| | | | |
|--|------|-----|----|
| ALU -- Arithmetic Unit | 2.59 | 2-8 | GG |
| M -- CPU Working Register (multi-in) : load C ; load Q. | 2.64 | 2-8 | GG |
| D Selector : ALU direct ; ALU exchange character ; ALU shift right ; BIO. | 2.61 | 2-8 | HH |
| L -- Data Register (multi-in) : Load D direct ; load D shift left. (operation result; output buffer) | 2.63 | 2-8 | HH |
| C Selector : D0-15 or 8-15; BIO0-15 or 8-15; INTAD 0-5; ASRO-7. | 2.65 | 2-8 | JJ |
| Q -- Shift Register : load; shift right; shift left. | 2.67 | 2-8 | JJ |
| S -- Address Register/Counter | 2.71 | 2-8 | KK |
| A - Bus Selection | 2.72 | 2-8 | LL |
| IPL -- Initial Program Loader | 2.76 | 2-8 | LL |
| P -- Program Register/Counter | 2.77 | 2-8 | LL |
| A0-A15 -- Scratchpad | 2.79 | 2-8 | MM |
| PSW - Program Status Word | 2.84 | | |
| PLR -- Priority Level Register | 2.85 | 2-8 | NN |
| CR -- Condition Register | 2.86 | 2-8 | NN |
| GF -- General Flip-Flops | 2.89 | 2-8 | PP |

The Data Handling Logic performs parallel processing of 16-bit words. Double-length operations are provided for processing of 31-bit words. Two 16-bit data paths loop through the arithmetic unit (ALU) : one loop for operand A and one loop for operand B.

2.54 Operand A is supplied by the A-Bus. A-Bus control logic selects which of the sources on the A-Bus is to be used as the operand. The various sources are connected by open-collector gates so only the selected inputs activate the bus. Operand A includes the scratchpad A0-A15, program counter P, program-status word PSW, initial program loader IPL, constant selector, and control-panel selector which supplies control-panel commands and system commands. Operand B is supplied by CPU working register M, shift register Q, and data selector C. The Q register is used as a shift register in double-length operations and as an auxiliary operand accumulator.


2.55 Data Path

Figure 2-4 shows the data path for instruction fetch operations (heavy dashed line) and instruction execution operations (heavy solid line). The fetch operation loads the instruction word into the instruction register K, and the eight least significant bits, via C, into the Q and M registers. The execution operation processes both operands through the ALU and outputs the result via D to the L register. Actual processing of data may be done by registers other than the ALU : the D selector and L and Q registers can perform shift operations in the data-path loop. With D selector at BIO direct, there is a direct loop from L, via BIO and D, to L. Scratchpad read, rewritten as same clock : path with D (exch. char.; shift right) and L (shift left).

2.56 A,D,L Command

The A,D,L command logic (Figure 2-8FF) controls the arithmetic operations by providing simultaneous command signals to the ALU, the D-selector, and the multiple-input L register. Thirty-two 8-bit command codes are stored in the ADL read-only memory (ROM). The command codes are selected by microinstruction bits μ ADL0-4 and some internal flags : Q15, Q16, FSIG, and M00N.

2.57 The first three address bits (μ ADL0-2) are used for direct ROM addressing (inputs E,D,C); they also control a dual 4-input multiplexer (type 9309) which selects the last two address bits (inputs B,A) of the ROM. ROM inputs B and A may be the last two microinstruction bits (μ ADL3-4, inverted)



Note: AA,BB etc. refers to logic diagrams 2-8AA,BB etc.

Figure 2-4 Data Handling Logic

or the flag bits Q15, Q16, FSIGN, M00N, as follows :

| Multiplexer Select Input | | Multiplexer Output to ADL Command ROM | |
|--------------------------|---------------|---------------------------------------|-------------|
| μ ADL: 0, 1, 2 | RALUA: 1N, 2N | RADL3 | RADL4 |
| 0 0 0 | 1 1 | μ ADL3N | μ ADL4N |
| 0 0 1 | 1 1 | μ ADL3N | μ ADL4N |
| 0 1 0 | 1 1 | μ ADL3N | μ ADL4N |
| 0 1 1 | 1 1 | μ ADL3N | μ ADL4N |
| 1 0 0 | 1 1 | μ ADL3N | μ ADL4N |
| 1 0 1 | 1 0 | Q15 | Q16 |
| 1 1 0 | 0 1 | μ ADL3N | FSIGN |
| 1 1 1 | 0 0 | μ ADL3N | DIVFLAGN |

$$\text{DIVFLAG} = \text{FSIGN} \oplus \text{M00N}$$

Table 2-8 shows the complete microinstruction/flag control of the ADL ROM, the ROM contents, and the output functions.

2.58 The ADL-ROM outputs ALUS0N-3N are used as the ALU selection inputs S0-4 (Figure 2-8 GG). The ALUCO16 signal is sent to the ALU and the ALU look-ahead-carry unit as a carry control signal. The microinstruction bit μ ADL4 is also sent directly to the ALU CE input to select logic functions (CE-high) or arithmetic functions (CE-low). The ADL-ROM outputs DS0-1 (combined with microinstruction field bit GMULTI) are the control signals for the four-input D selector (Figure 2-8 HH). The D00DN signal that is generated as an auxiliary part of the ADL command logic is used as one input to the D selector, bit 0; this logic is described with the D selector. The ADL-ROM output LSEL is sent to the L register (Figure 2-8 HH) to select direct load (LSEL-low) or shift left (LSEL-high).

Table 2-8 ADL Command ROM

| MUADL 0 1 2 3 4 | FLAGS | ADDRESS | ALUS0N ALUS1N ALUS2N ALUS3N ALUCO16 DS0N DS1N LSEL | MNEMO | FUNCTION |
|--------------------|------------|---------|---|-------|---|
| 0 0 0 1 1 | | 0 0 | 0 0 0 0 0 1 1 0 | ALUA | Operand A |
| 0 0 0 1 0 | | 0 1 | 0 0 1 0 0 1 1 0 | AOB | Logical OR of A and B |
| 0 0 0 0 1 | | 0 2 | 1 0 1 0 0 1 1 0 | ALUB | Operand B |
| 0 0 0 0 0 | | 0 3 | 1 0 0 1 1 1 1 0 | AMB | Arithmetic Subtract A minus B |
| 0 0 1 1 1 | | 0 4 | 0 1 1 0 0 1 1 0 | AXB | Logical XOR of A and B |
| 0 0 1 1 0 | | 0 5 | 0 1 1 0 0 1 1 0 | APB | Arithmetic Addition A plus B |
| 0 0 1 0 1 | | 0 6 | 0 1 0 1 0 1 1 0 | BINV | Operand B Inverted |
| 0 0 1 0 0 | | 0 7 | 0 1 1 0 1 1 1 0 | APLBI | Arithmetic Addition with Carry A plus B plus 1 |
| 0 1 0 1 1 | | 0 8 | 0 0 0 0 0 0 1 0 | ACR | Operand A characters crossed on Selector D |
| 0 1 0 1 0 | | 0 9 | 0 0 1 1 1 1 1 0 | ZERO | ALU output is zero |
| 0 1 0 0 1 | | 0 A | 1 0 1 0 0 0 1 0 | BCR | Operand B characters crossed on Selector D |
| 0 1 0 0 0 | | 0 B | 0 1 1 1 1 1 1 0 | AANDB | Logical AND of A and B |
| 0 1 1 1 1 | | 0 C | 0 0 0 0 0 1 0 0 | ASHR | Operand A shifted right one position |
| 0 1 1 1 0 | | 0 D | 0 0 0 0 0 0 0 0 | DBIO | BIO Receivers selected on D |
| 0 1 1 0 1 | | 0 E | 1 0 1 0 0 1 0 0 | BSHR | Operand B shifted right one position |
| - - - - - | | 0 F | 1 1 1 1 1 1 1 1 | - | Not used |
| - - - - - | | 1 0 | 1 1 1 1 1 1 1 1 | - | Not used |
| 1 0 0 1 0 | | 1 1 | 1 1 0 0 0 1 1 0 | TWOA | Operand A added to itself |
| 1 0 0 0 1 | Q15 Q16 | 1 2 | 0 0 0 0 0 1 1 1 | ASHL | Operand A shifted left one position |
| 1 0 0 0 0 | | 1 3 | 1 1 0 0 0 1 1 1 | FORA | Operand A four times (two in ALU and SAL) |
| 1 0 1 0 0 | 0 0 | 1 4 | 0 0 0 0 0 1 0 0 | | Operand ASHR |
| 1 0 1 0 0 | 0 1 | 1 5 | 0 1 1 0 0 1 0 0 | MULTI | Operands A plus B and SHR |
| 1 0 1 0 0 | 1 0 | 1 6 | 1 0 0 1 1 1 0 0 | | Operand A minus B and SHR |
| 1 0 1 0 0 | 1 1 | 1 7 | 0 0 0 0 0 1 0 0 | | Operand ASHR |

| MUADL 0 1 2 3 4 | FLAGS | ADDRESS | ALUS0N ALUS1N ALUS2N ALUS3N ALUCO16 DS0N DS1N LSEL | MNEMO | FUNCTION |
|--------------------|-------|---------|---|--------|--|
| 1 1 0 1 0 | 1 | 1 8 | 0 1 1 0 1 1 1 0 | DADD | Arithmetic addition A plus B plus 1 |
| 1 1 0 1 0 | 0 | 1 9 | 0 1 1 0 0 1 1 0 | | Arithmetic addition A plus B |
| 1 1 0 0 0 | 1 | 1 A | 1 0 0 1 0 1 1 0 | DSVB | Arithmetic subtract A minus B minus 1 |
| 1 1 0 0 0 | 0 | 1 B | 1 0 0 1 1 1 1 0 | | Arithmetic Subtract A minus B |
| 1 1 1 1 0 | 1 | 1 C | 0 1 1 0 0 1 1 1 | DIVSH | Addition and SHR 2 (A+B) + Q0 |
| 1 1 1 1 0 | 0 | 1 D | 1 0 0 1 1 1 1 1 | | Subtract and SHR 2 (A-B) + Q0 |
| 1 1 1 0 0 | 1 | 1 E | 0 1 1 0 0 1 1 0 | DIVALU | Addition A + B |
| 1 1 1 0 0 | 0 | 1 F | 1 0 0 1 1 1 1 0 | | Subtract A - B |

2.59 ALU -- Arithmetic Unit

The arithmetic unit (Figure 2-8 GG) uses four 4-bit ALU chips (type 74181) to perform arithmetic and logic functions on two 16-bit operands. The ALU chips are controlled by microinstruction bit μADL4 and the ADL-command logic (using bits $\mu\text{ADL0-4}$). Bit μADL4 is applied to the CE input to select arithmetic (CE-low) or logic (CE-high) functions. All control bits are active high, while the data in and out (in this application) are active low. The ALU functions are shown in the following table. The control-signal logic, and the complete arithmetic unit functions combined with the D and L register operations, are discussed in the previous section (A, D, L Command) and shown in Table 2-8.

| ALU Function Table | | | | | | | |
|--------------------|-----------------|-------------|----|----|----|------------------|---|
| μADL4 | ADL-Control ROM | | | | | Operation | |
| | ALUCO16 | ALUSO-----3 | | | | | |
| CE | CIN | S3 | S2 | S1 | S0 | | |
| 0 | 0 | 1 | 0 | 0 | 1 | A plus B | C F I G U R E 1 A B I L I T Y |
| 0 | 0 | 1 | 0 | 1 | 1 | A or B | |
| 0 | 0 | 1 | 1 | 0 | 0 | A plus A | |
| 0 | 1 | 0 | 0 | 0 | 1 | A and B | |
| 0 | 1 | 0 | 0 | 1 | 1 | Zero | |
| 0 | 1 | 0 | 1 | 1 | 0 | A minus B | |
| 1 | - | 0 | 1 | 0 | 1 | B inverted | C C O N T R O L |
| 1 | - | 1 | 0 | 0 | 1 | $A \oplus B$ | |
| 1 | - | 1 | 0 | 1 | 0 | B | |
| 1 | - | 1 | 1 | 1 | 1 | A | |
| 1 | - | 1 | 0 | 0 | 1 | $A \oplus B + 1$ | |

Control signals are all active high.


Functions are for active-low data in and out.

A carry-look-ahead unit (type 74182) is used in conjunction with the ALU chips to provide anticipated carry across all four ALU circuits.

2.60 The zero-ALU (0ALUN) output is generated in subtract mode when both operands are equal ($A=B$). A zero-ALU, left-half (0ALUL) output sets the stack overflow indicator (STOV). Since stack operations forbid a memory address equal-to or less-than 128 (100 hexadecimal), the left-most character of the address (bits 0-7) must have at least one bit set. When S is loaded from the ALU during a stack operation, the all-zero ALU output ($A=B$) indicator STOV is therefore gated by GFSTOV to set GF flip-flop PIF (Figure 2-8 PP).

2.61 D Selector

The D selector (Figure 2-8 HH) is used as a control element in the arithmetic loop. The four D-selector functions (ALU direct, exchange ALU characters left and right, ALU shifted right, and BIO direct) are selected by the ADL-command logic (Table 2-8). The ADL-command signals DS0, DS1 operate the D selector as follows :



The D selector comprises eight type 9309 (dual 4-input multiplexer) circuits. These circuits provide both the true and complementary outputs of the active-low inputs. The inverted D-selector output (active-high) is sent to the L register, C selector, and P register/counter. The true output (active low) is sent to the S register/counter.

2.62 The ALU shift-right mode is used for shift-right and multiplication operations. The input bit D00DN used during this mode is provided by the ADL command logic (Figure 2-8 FF). Shift Right Arithmetic (SRA) and Shift Right Normalize (SRN) instructions use the ALU sign bit, ALU00. The Double Shift Right Circular (DRC) instruction uses Q15 for D00DN. Multiplication instructions set D00DN directly when negative overflow is detected (NOVF), or use the ALU sign bit ALU00 when positive overflow is not detected (POVF). The D00DN selection is shown in the following table.

| | |
|------------------|---|
| GCRDSR.K9.ALU00 | Shift Right, Arithmetic or Normalize (SRA, SRN) |
| GCRDSR.K08Q15 | Double Shift Right Circular (DCR) |
| μADL0.NOVF | Multiply and negative overflow |
| μADL0.POVN.ALU00 | Multiply and positive overflow |

2.63 L -- Data Register

The L register (Figure 2-8 HH) is a 16-bit, multiple-input register comprised of four type 74298 chips. The L register is used for storing the data from the ALU (or BIO) to be output to the scratchpad (A0-15) or the GP bus. The input

data to the L register is provided by the D selector. The L register is in the operand-A loop between the ALU and the scratchpad. Since the L register is loaded by the leading-edge of BP, an operand can be read from and re-written into the scratchpad on the same clock cycle. The two inputs to the L register are D direct and D shifted left. These two operating modes for L are selected by the ADL command logic (Table 2-4) bit LSEL :

| LSEL | Data Source | Function |
|------|----------------|----------------|
| 0 | D 00-15 | D direct |
| 1 | D 01-15 Q00 | D shifted left |
| L | 00 ——— 14 15 | |

Bit Q00 is shifted into the least-significant position during a Division instruction when the new remainder is loaded.

The L register stores active-high data with no inversion between input and output.

2.64 M -- CPU Working Register

The M register (Figure 2-8 GG) is a 16-bit, multiple-input register comprised of four type 74298 chips. The M register is used as the CPU working register in the operand-B data path. Microinstruction control of the register uses bits μMLOAD and μMSEL to load the register and to select the C selector or Q shift register for inputs, as follows :

| Enable Clock | Select C or Q | Mnemonic | Data Source |
|--------------|---------------|----------|--|
| μMLOAD | μMSEL | | |
| 0 | - | No Op | Off; previously stored data available at output. |
| 1 | 0 | MYC | C 00 15 |
| 1 | 1 | MYQ | Q 00 15 |
| | | | M 00 15 |

The M register stores active-low data with no inversion between input and output. The μLOAD signal enables the CLMN input to the clock to store the selected data on the leading edge of BP.

2.65 C Selector

The C selector (Figure 2-8 JJ) uses two, quad 2-input multiplexers (type 8234) for the bit 0-7 selection, and four, dual 4-input multiplexers (type 9309) for the bit 8-15 selection. The result is a four-input multiplexer with two 16-bit sources and two 8-bit sources. Three microinstruction selection bits are used in such a manner that the two 16-bit sources (D and BIO) can be selected whole or as short constants (bits 8-15 only), or either of the 8-bit sources (INTAD and ASR) can be selected. The sources are selected by microinstruction bits $\mu C0$, $\mu C1$, and GCSLEN as follows:

| $(\mu C0 + \overline{\mu C1})$ CLEFS0 | $\mu C0$ | $\mu C1$ | GCSLEN | Mnemonic | Source |
|--|----------|-------------|--------|----------|-----------------------------------|
| 00-07 | | 08-15 | | | |
| S0 | S1 | S0 | S1 | | |
| 1 | 0 | 0 | 1 | CALU | D00 ————— 15 |
| 0 | 0 | 1 | 1 | CBIO | BIO00 ————— 15 |
| 1 | 1 | 0 | 1 | CLUR | D08 ————— 15 |
| 1 | 1 | 1 | 1 | CIOR | BIO08 ————— 15 |
| 1 | 1 | 0 | 0 | CLUR | INTAD0 ——— 5 0 0 |
| 1 | 1 | 1 | 0 | CIOR | ASR0 ————— 7 |
| 1 | 0 | 0 | 0 | (CALU) | D00 ——— 07 INTAD0 ——— 5 0 0 |
| 0 | 0 | 1 | 0 | (CBIO) | BIO00 ——— 07 ASR0 ————— 7 |
| C 00N ——— 07N | | 08N ——— 15N | | | |

The last two possibilities are not used.

2.66 The C selector inverts all selected data from active high to active low. The 0's supplied for the not-used bit positions are therefore output as inactive highs. The C-selector outputs are sent to the Q and M registers in the operand-B data path. The six least-significant bits (C00N-05N) are also sent to the priority level register during an interrupt routine.

2.67 Q Shift Register

The Q register (Figure 2-8 JJ) uses four type 74194 circuits as a 16-bit, left/right shift register. Q may be parallel-loaded from the C selector, shifted right (with ALU15N as a serial input), or shifted left (with the selected bit, Q15DN, as a serial input). Loading and shifting is done on the leading-edge of clock pulse BP (BPQ) according to the function selected by microinstruction bits $\mu Q0$, $\mu Q1$ as follows:

| $\mu Q0$, $\mu Q1$ | Mnemonic | Function |
|---------------------|----------|------------------------|
| 0 0 | Q1 | Hold contents (No Op) |
| 0 1 | SLQ | Shift Left Q |
| 1 0 | SRQ | Shift Right Q |
| 1 1 | QYC | Parallel load Q from C |

In the operand-B arithmetic loop, Q can be loaded from the M register, via ALU--D--C, and reloaded into the M register on the same BP clock pulse. No Q-register shifting may be performed on a single-clock-pulse loop since Q must be in the parallel-load mode.

2.68 The shift-right serial input, ALU15N, is used for double-length, shift-right operations. The shift-left serial input, Q15DN, is used for double-length left circular (DLC) shift and Divide instructions. Q15DN is derived from a 74151A circuit by the selection-inputs K008N, M00N, and ALU00N. For DLC shift instructions (K08N active low), the serial input is provided by microinstruction bit GCSELN if M00N is active; the serial input is a logic zero (high) if M00N is inactive (high). For Divide instructions (K08N high and RALUA1N ($\mu ADL0.1$) = 0), Q15DN is produced from the quotient bit $ALU00 \oplus M00$. See following diagram.

| K08Z | M00N | ALU00N | | |
|------|------|--------|------------------|--------|
| S2 | S1 | S0 | Q15DN = | |
| L | L | L | GCSELN H H | DLC |
| L | L | H | | |
| L | H | L | | |
| L | H | H | H | |
| H | L | L | (μ ADL0.1) | Divide |
| H | L | H | H | |
| H | H | L | H | |
| H | H | H | (μ ADL0.1) | |

L = low = active

2.69 The two least-significant bits of Q are used to control the next-cycle operation of a Multiply execution. One bit position (Q16) of a fifth 74194 is used to save the previous contents of Q15 at the end of the Multiply cycle, while Q14 is shifted into Q15. Q00, Q15N, and Q16N are used by the ADL command logic (Figure 2-8 FF) for arithmetic operation control. The three other bit positions of the fifth 74194 are used in the Bus Controller logic (Figure 2-8 TT). This fifth 74194 is used in the Hold (GCRFNUN = 0) or Parallel-Load (GCRFNUN = 1) modes only.


2.70 Q-register bit Q00/Q00N is used for microinstruction addressing in the Flag mode (paragraph 2.28 and Figure 2-8 DD). Q00 is also used as a serial input to the L register during a left-shift L operation.

2.71 S -- Address Register/Counter

The S register/counter (Figure 2-8 KK) is a 16-bit synchronous up/down counter using four type 74S169 circuits. Fourteen bits of the S register/counter are used to store the memory word address, and increment or decrement the address in one-word steps. Loading or counting takes place on the leading edge of the BP pulse, according to the following control from microinstruction bits μ S0 and μ S1:

| μ S0, S1 | Mnemonic | Function |
|--------------|----------|-----------------------------|
| 0 0 | SI | Inhibit counting or loading |
| 0 1 | SYD | Load S0-16N with D0-15N |
| 1 0 | SP2 | S plus 2 (count down) |
| 1 1 | SM2 | S minus 2 (count up) |

Since S is loaded with negative (low-level active) data, the count-down mode increments the value of the contents and count-up decrements. The S register/counter is loaded from the D selector, as shown in the following diagram:



D00-14, representing the memory word address, is loaded into the least-significant position of S, while D15, representing the character address, is loaded into the most-significant position. S-register counting then affects a two-character address change (S plus 2, or S minus 2) for a single increment or decrement of the counter. The character indicator from the most-significant position in S is then switched back to the least-significant position on the memory address lines (MAD00-15). The S register/counter works with low-level data, and does not invert.

2.72 A-Bus Selection

The A-Bus selection logic determines which source is to be used as operand-A of the arithmetic operation. Control of the A-bus selection is by microinstruction bits μ A0-4 (Table 2-9). The possible sources for operand-A on the A-bus are:

- Scratchpad A0-A15
- Initial program loader IPL
- Program counter P

- Program status word PSW
- Instruction field (R1 or R3)
- Constant 2_{10} (/002) or 16_{10} (/010)
- Control-panel/System
- A-bus equals zero

All operand-A sources onto the A-bus are via active-low, open-collector output circuits (8234 multiplexers, 6200 ROM, 7489 RAM, and one 7403 gate). All these circuits provide a high-level output to the bus when they are not selected. This high is then over-ridden by any active low signal from a selected source.

2.73 The scratchpad (Figure 2-8 MM) is selected directly by $\mu A0$ to the chip-select inputs of the scratchpad logic. The specific scratchpad address (A0 to A15) is then selected by $\mu A2-4$ controlling the scratchpad-address logic. When the scratchpad is selected, $\mu A1$ differentiates between reading and writing the selected address.

2.74 Any A-bus source except the scratchpad is selected by the A-bus control logic (Figure 2-8 LL). The inverted $\mu A0$ input to the 1-of-10 decoder chip (type 9301) forces the decoder higher than the seven possible outputs that are connected; this effectively keeps this part of the A-bus selection switched off when the scratchpad is selected. If $\mu A0$ is active (high), and $\mu A1-3$ are all low, the non-connected output-0 is decoded and no A-bus source is selected; operand-A is then equal to zero. The active-low outputs from the 9301 decoder select either the IPL (output-1) or one of the type 8234 multiplexers. These multiplexers have their A inputs selected by an active low to S1 only, or their B inputs selected by an active low to S0.

2.75 Double-Word Trap. If a Trap occurs during a double-word operation, (P) must be decremented an extra position. The DWIF flip-flop (Figure 2-8 LL) is set for all double-word instructions. If a Trap routine (Figure 1-12) is initiated, the first microinstruction (address /OFF) produces GAEXL which is gated by DWIF to set A-bus bit A00N. This increments the normal microinstruction address by one to select /12E rather than /12F.

Table 2-9 A-Bus Selection

| Microinstruction $\mu A0, A1, A2, A3, A4$ | | | | | Control decoder (9301) output active | Mnemonic | Function |
|--|---|---|---|---|--|----------|--------------------------------------|
| 0 | 0 | 0 | 0 | 0 | | ARA0 | Read scratchpad accumulator : A0 |
| 0 | 0 | 0 | 0 | 1 | | ARA1 | A1 |
| 0 | 0 | 0 | 1 | 0 | | ARA2 | A2 |
| 0 | 0 | 0 | 1 | 1 | | ARA15 | A15 |
| 0 | 0 | 1 | 0 | 0 | | ARR1 | R1 (Addressed by K5-7,8) |
| 0 | 0 | 1 | 0 | 1 | | ARR2 | R2 (Addressed by K11-14) |
| 0 | 0 | 1 | 1 | 0 | | AR1215 | (Addressed by K12-15) |
| 0 | 0 | 1 | 1 | 1 | | ARCT | (Addressed by CT counter) |
| 0 | 1 | 0 | 0 | 0 | | AWA0 | Write scratchpad accumulator : A0 |
| 0 | 1 | 0 | 0 | 1 | | AWA1 | A1 |
| 0 | 1 | 0 | 1 | 0 | | AWA2 | A2 |
| 0 | 1 | 0 | 1 | 1 | | AWA15 | A15 |
| 0 | 1 | 1 | 0 | 0 | | AWR1 | R1 (Addressed by K5-7,8) |
| 0 | 1 | 1 | 0 | 1 | | AWR2 | R2 (Addressed by K11-14) |
| 0 | 1 | 1 | 1 | 0 | | AW1215 | (Addressed by K12-15) |
| 0 | 1 | 1 | 1 | 1 | | AWCT | (Addressed by CT counter) |
| 1 | 0 | 0 | 0 | - | -- | AZ | A-bus equals zero |
| 1 | 0 | 0 | 1 | - | 1 | AIPL | Read IPL |
| 1 | 0 | 1 | 0 | - | 2 | AEP | Read P |
| 1 | 0 | 1 | 1 | - | 3 | APSW | Read PSW |
| 1 | 1 | 0 | 0 | - | 4 | AEN | Read content of K5-8 |
| 1 | 1 | 0 | 1 | 1 | 5 | ATW0 | Constant 2_{10} (/002) onto A-bus |
| 1 | 1 | 0 | 1 | 0 | 5 | ATEN | Constant 16_{10} (/010) onto A-bus |
| 1 | 1 | 1 | 0 | - | 6 | APUP | Control panel inputs onto A-bus |
| 1 | 1 | 1 | 1 | - | 7 | ASYS | System inputs onto A-bus |

2.76 IPL -- Bootstrap

The IPL circuit is a 64-word hardware bootstrap stored in a type 6200 Read Only Memory (ROM) of 256 four-bit words. The ROM contents are regrouped into 16-bit words when they are loaded into main memory by the IPL-microprogram routine (Figures 1-9, 1-10). The IPL/Bootstrap logic (Figure 2-8LL) is addressed by the P-register/counter (bits P07-14) and is accessed through the A-bus. The A-bus-selection command code is $\mu A0, 1, 2$, $3 = 1\ 0\ 0\ 1$ for the read-IPL routine. Table 2-10 is a listing of a bootstrap after being loaded into memory 00-63. Use of the bootstrap for initial program loading is discussed in Section III. Other bootstrap ROMs may be provided with different CPUs.

2.77 P -- Program Register/Counter

The P register/counter (Figure 2-8 LL) is a 16-bit synchronous up/down counter using four type 74S169 circuits. The fourteen least-significant positions of P are loaded from the D selector with the 14-bit word address of the program. The P register is also used as an internal counter: in this case, the most-significant bit (which isn't loaded from D) is sent to the flag-selection logic as PM1 (P minus 1). PM1 is used by microinstruction Addressing, Flag mode (paragraph 2.26) to indicate the end of a multiple word instruction.

2.78 Loading or counting of P takes place on the leading edge of the BP pulse (BPP) according to the following control from microinstruction bits $\mu P0$ and $\mu P1$:

| $\mu P0, P1$ | Mnemonic | Function |
|--------------|----------|-----------------------------|
| 0 0 | PI | Inhibit counting or loading |
| 0 1 | PYD | Load P0-14 with D0-14 |
| 1 0 | PM2 | P minus 2 (count down) |
| 1 1 | PP2 | P plus 2 (count up) |

The program word-address in P is accessed through the A-bus. The A-bus selection code $\mu A0, A1, A2, A3 = 1010$ for read-P. The eight least-significant address bits (P07-14) are also applied directly to the addressing inputs of the IPL ROM, for use when the IPL is selected.

Table 2-10 List of Bootstrap Loaded in Memory

| Step | P Reg. | Mem. Cont. | Instruct. |
|------|--------|------------|--|
| 000 | | | IDENT REBOOT |
| 001 | | | |
| 002 | | | |
| 003 | | | DISPLAY THE KEYS AS FOLLOWS: |
| 004 | | | |
| 005 | | | BITS MEANING |
| 006 | | | 0-1 IPL LOADED FROM ASR, FORMAT 4*4 |
| 007 | | | 1-1 DISK, THEN |
| 008 | | | 2-1 MOVING HEADS |
| 009 | | | 2-0 FIXED HEADS |
| 010 | | | 3-1 I/O BUS |
| 011 | | | 3-0 MULTIPLEX |
| 012 | | | 4 to 7 BOU LINE (4 RIGHTMOST BITS) |
| 013 | | | 8-1 MULTI DEVICE CONTROLLER |
| 014 | | | 8-0 SINGLE DEVICE CONTROLLER |
| 015 | | | 9-1 CDD DISK |
| 016 | | | 10 to 15 DEVICE ADDRESS |
| 017 | | | |
| 018 | | | |
| 019 | | | |
| 020 | | | DESCRIPTION |
| 021 | | | |
| 022 | | | REBOOT LOADS ONE RECORD ONTO LOCATION /80 THEN START AT /84 |
| 023 | | | THE RECORD IS THE SECTOR # 1 IF DISK, OR 254 CHARACTERS OF THE |
| 024 | | | INPUT DEVICE, LEADING NULL CHARACTERS IGNORED |
| 025 | | | |
| 026 | | | |
| 027 | | | |
| 028 | | | USED REGISTERS: |
| 029 | | | |
| 030 | | | A1 BOU LINES, NOT TO BE DESTROYED IF BOOT IS CALLED AGAIN |
| 031 | | | A2 ADDR OF INR INSTRUCTION |
| 032 | | | A3 ADDR OF CIO INSTRUCTION (WHICH IS DESTROYED AND NEEDS TO BE |
| 033 | | | RESTORED IF BOOT IS CALLED AGAIN) |
| 034 | | | A4 ADDR OF SST INSTRUCTION |
| 035 | | | A5 MULTIPLEX: CONTENTS OF 1ST WORD TO BE SENT TO EXT REGISTER |
| 036 | | | IO BUS: CHARACTER COUNT, INITIALIZED AT 254 AND DECREMENTED |
| 037 | | | A6 MULTIPLEX: CONTENTS OF 2ND WORD TO BE SENT TO EXT REGISTER |
| 038 | | | (LOADING ADDR) |
| 039 | | | IO BUS: ADDR OF NEXT CHAR TO BE LOADED, INIT AT /80 AND |
| 040 | | | INCREMENTED |
| 041 | | | A7, A8 WORK REGISTERS |
| 042 | | | A9 WORK REGISTER |
| 043 | | | A10 TO A14 NOT USED |
| 044 | | | A15 CONTAINS THE KEYS'VALUE |
| 045 | | | |
| 046 | | | |
| 047 | | | |
| 048 | | | |
| 049 | | | |
| 050 | | | |
| 051 | | | 28/8/73 ARE FIXED: |
| 052 | | | MULTIPLEX DOUBLE WORD INITIALIZATION |
| 053 | | | SST INST FOR MULTIPLE DEVICE CONTROLLER |
| 054 | | | |
| 055 | | | EJECT |
| 056 | | | ADRG 0 |
| 057 | | | |
| 058 | | | |
| 059 | | | BOOT EQU * |
| 060 | | | INITIALIZE REGISTERS |
| 061 | 0000 | 0200 | F LDK A2, INR ADDR OF INR INSTRUCTION |
| 062 | 0002 | 0300 | F LDK A3, CIO ADDR OF CIO INSTRUCTION |
| 063 | 0004 | 0400 | F LDK A4, SST ADDR OF SST INSTRUCTION |
| 064 | | | * EXTRACT DEVICE ADDR AND INIT I/O COMMANDS |
| 065 | 0006 | 861E | LDR A6, A15 |
| 066 | 0008 | 263F | ANK A6, /3F DEVICE ADDR |
| 067 | 000A | 9629 | ADRS A6, A2 INITIALIZE I/O INSTRUCTIONS |
| 068 | 000C | 962D | ADRS A6, A3 |
| 069 | 000E | 9641 | AUS A6, HIG |
| 070 | 0010 | 0000 | F * |
| 071 | 0012 | 871E | LDR A7, A15 |
| 072 | 0014 | 3FCB | SLC A7, 8 |
| 073 | 0016 | 5600 | F RF(6) INIT20 SINGLE ONE |
| 074 | 0018 | 260F | ANK A6, /F MULTIPLE ONE |
| 075 | | | INIT20 EQU * INITIALIZE MULTIPLEX DOUBLE WORD: |
| 076 | 001A | 9631 | ADRS A6, A4 SST INSTRUCTION |
| 077 | 001C | 3E41 | SLL A6, 1 |
| 078 | 001E | 9641 | ADS A6, WER1 SET UP WER INSTRUCTIONS |
| 079 | 0020 | 0000 | F |
| 080 | 0022 | 9641 | ADS A6, WER2 |
| 081 | 0024 | 0000 | F |

| Step | P Reg. | Mem. Cont. | Instruct. | |
|------|-----------|---------------|------------|--|
| 080 | | | | LOAD A1 WITH BOU CONTENTS |
| 081 | 0026 | 811C | LDR | A1,A7 |
| 082 | 0028 | 0550 | LDK | A5,80 |
| 083 | | | | MULTIPLEX DOUBLEWORD: LOAD 80 CHAR INTO LOCATION /80 |
| 084 | 002A | 0680 | LDK | A6,/80 |
| 085 | | | | CHECK IF DISK |
| 086 | 002C | 3FE7 | SRC | A7,7 |
| 087 | 002E | 5600 | RF(6) | NODISK |
| 088 | | | | NO FIXED HEADS ? |
| 089 | 0030 | 3FC1 | SLC | A7,1 |
| 090 | 0032 | 5600 | RF(6) | NOSSEEK |
| 091 | 0034 | 0103 | LDK | A1,3 |
| 092 | 0036 | 41C0 | CIO | A1,1,0 |
| 093 | | | | CIO NOSSEEK |
| 094 | 0038 | 811E | EQU | A1,A15 |
| 095 | 003A | 3966 | SRL | A1,6 |
| 096 | 003C | 213C | ANK | A1,/3C |
| 097 | 003E | 8520 | LDKL | A5,/80CD |
| 098 | 0040 | 80CD | | 1ST WORD OF MULTIPLEX FOR DISK DEVICE |
| 099 | | | NODISK EQU | * |
| 100 | | | | EXECUTE WER, WHATEVER THE CHANNEL IS |
| 101 | | | WER1 EQU | * |
| 102 | 0042 | 7300 | WER EQU | A5,0 |
| 103 | 0044 | 7601 | WER EQU | A6,1 |
| 104 | 0046 | F031 | EXR* | A4 |
| 105 | 0048 | F02D | EXR* | A3 |
| 106 | 004A | 5C04 | RB(4) | *-4 |
| 107 | 004C | 871E | LDR | A7,A15 |
| 108 | 004E | 3F43 | SLL | A7,3 |
| 109 | 0050 | 5600 | RF(6) | SST |
| 110 | | | | MULTIPLEX |
| 111 | | | | IO BUS |
| 112 | | | | |
| 113 | 0052 | 8194 | LDR | A9,A5 |
| 114 | | | INR EQU | * |
| 115 | 0054 | 4F00 | INR EQU | A7,0,0 |
| 116 | 0056 | 5C04 | RB(4) | *-2 |
| 117 | 0058 | E994 | CWR | A9,A5 |
| 118 | 005A | 5400 | RF(4) | INR10 |
| 119 | 005C | 27FF | ANK | A7,/FF |
| 120 | 005E | 580C | RB(0) | INR |
| 121 | | | | CHECK IF NULL |
| 122 | | | | YES, IGNORE |
| 123 | | | | NO, CHECK IF 4*4 |
| 124 | 0060 | 879E | EQU | * |
| 125 | 0062 | 5600 | RF(6) | A*4 |
| 126 | 0064 | 3F44 | SLL | NO 8*8 |
| 127 | 0066 | 809C | LDR | A7,4 |
| 128 | 0068 | F029 | EXR* | A8,A7 |
| 129 | 006A | 5C04 | RB(4) | SAVE LEFT BITS |
| 130 | 006C | 270F | ANK | A2 |
| 131 | 006E | 9702 | ADR | *-2 |
| 132 | | | | READ NEXT CHARACTER |
| 133 | 0070 | E739 | SCR | A7,A6 |
| 134 | 0072 | 1601 | ADK | A6,1 |
| 135 | 0074 | 1D01 | SUK | A5,1 |
| 136 | 0076 | 5924 | RB(1) | INR |
| 137 | | | | STORE CHAR |
| 138 | | | | NEXT CHAR ADDR |
| 139 | 0078 | 4180 | HIO | A1,0,0 |
| 140 | | | | COUNT DONE ? |
| 141 | | | | NO |
| 142 | 007A | 4FC0 | STATUS EQU | * |
| 143 | 007C | 5C04 | SST | A7,0 |
| 144 | 007E | 0F84 | AB | *-2 |
| 145 | | | | /84 |
| 146 | | | | |
| 147 | | | | |
| 148 | | | END | BOOT |

SYMBOL TABLE

| | | | | | | | | | | | |
|--------|------|---|---------|------|---|-------|------|---|-------|------|---|
| BOOT | 0000 | A | INR | 0054 | A | CIO | 0036 | A | SST | 007A | A |
| HIO | 0078 | A | INIT20 | 001A | A | WER1 | 0042 | A | WER2 | 0044 | A |
| NODISK | 0042 | A | NOSSEEK | 0038 | A | INR10 | 0060 | A | STORE | 0070 | A |
| STATUS | 007A | A | | | | | | | | | |

ASS.ERR. 00000

:EOF

2.79 A0-A15 -- Scratchpad

These sixteen 16-bit accumulators comprise 15 working registers (A0-A14) and the stack pointer (A15). The working registers are used as an operand for some instructions. Fifteen registers (A1-A15) are program addressable. The scratchpad (Figure 2-8 MM) is controlled by the A-bus selection commands, μ A0-4. The complete command code for scratchpad addressing and function is given in Table 2-9. For the write-scratchpad modes, the contents of the L register (L00-15) are loaded in the selected address (A0-A15). For read-scratchpad modes, the inverted contents of the selected address are gated onto the A-bus.

2.80 The 16-word scratchpad comprises four 64-bit read/write memory chips, type 7489. These circuits provide data inversion (active high input, low output) and open-collector outputs with a high-level off-state when μ A0 to the chip-select input is 1 (scratchpad not selected). The scratchpad write-enable input, WSPN, from the start logic (Figure 2-8 RR), is active from the center of clock time T6 to T7, if μ A0,A1 = 01.

2.81 The four-bit scratchpad address (SPA0-3) is selected through four type 74151A eight-input multiplexers. The first four sets of inputs are wired to +5 or 0 volts to obtain the direct address code of A0, A1, A2, or A15. The inputs 4, 5, or 6 select different fields of the instruction word to address the scratchpad: the R1/R3 field is provided by buffered K05-08/K05-07 (K08 is given via K0008BUFN if K00 = 1, indicating format-1 instruction); the R2 field is provided by K11-14N; the K12-15 field gives the number of shifts (in complement form). The seventh input selects the CT counter for addressing successive scratchpad registers.

2.82 The five-bit CT counter (Figure 2-8 MM) is used to count repeat cycles for the sequensor control, or (for P857) to address sequential scratchpad registers during Multiple Load or Store instructions. The counter comprises a type 74161 BCD counter for the four least-significant bits (CT0). A buffer at the output of the counter maintains the scratchpad address while the counter is being incremented. The buffer copies CT at the trailing edge of each AP pulse.

Counter operation is controlled by microinstruction bit μ CT and general-field bit GCTLDN, as follows :

| μ CT (H=1) | GCTLDN (L=1) | Function |
|-------------------|-----------------|--------------------------------------|
| 0 | 0 | No change |
| 0 | 1 | Load CT1-4 from SPA0-3; CT0 from K11 |
| 1 | 0 | Count CT at each T3N |

The counter is preset to 16 (CT0-4 = 10000) by KRYN during each instruction Fetch cycle. Other initial counts less than 16 may be loaded into CT1-4 via the scratchpad address selector.

2.83 The number of shifts to be performed are loaded in complement form from the K12-15 field and effectively decremented by the counter operation. The counter is loaded with (R2) for the Double Arithmetic instructions in T1D addressing mode, enabling the least-significant operand word to be processed first. For DAR and DSR instructions in T1D addressing mode, (R2) + 1 addressing is obtained by the CT counter providing the least-significant address bits to the scratchpad. Multiply and Divide instructions count from the preset count of 16. The CTEND signal is generated when the count reaches 31 (CT0-4 = 11111). CTEND is used by the Sequensor to end the repeat cycles.


2.84 PSW -- Program Status Word

The PSW is a 16-bit status word comprising the priority level register (PLR), condition register (CR), and general flip-flops (GF). The complete PSW is saved in the stack, via the A-bus, during the following :

- Interrupt routine
- Trap routine
- Page Fault
- Call Function (CFR)
- Halt (HLT)
- Inhibit Interrupt (INH)
- Reset Internal Interrupt (RIT)
- Enable Interrupt (ENB)
- Link to Monitor (LKM)
- Set Mode (SMD)

During a Return (OPC14) instruction, System Mode (A15), the PLR, the CR, and

the ENB and FU-bits of GF are restored from the stack to the PSW; the other bits of GF are not changed by the Return. During a Return instruction, User Mode (A15), only CR is restored from the stack.



| RESTORED FROM STACK AFTER: | |
|----------------------------|--------------------------|
| RTN (A15) | RTN ($\overline{A15}$) |
| PLR | PLR |
| CR | |
| ENB | (ENB unchanged) |
| FU | |

2.85 PLR -- Priority Level Register

The PLR (Figure 2-8 NN) is a 6-bit register that stores the priority level code of the running program for the Interrupt logic. This register, comprising two type 74175 circuits, is preset to priority level 63 by the system master-clear signal MCLN. The register output, PLR0-5, is used by the Interrupt logic (paragraph 2.97) for comparison with Interrupt Requests. If an Interrupt Request is accepted, the Interrupt Routine is initiated : the contents of the PLR are saved in the stack with the rest of the program status word, and the PLR is loaded with the new program's interrupt level by INTAD0-5 via the C selector.

2.86 CR -- Condition Register

The 2-bit condition register (Figure 2-8 NN) indicates the result of various CPU operations. The condition register flip-flops are updated at each BP clock time (BPQ). The CR input conditions (Table 2-11) are selected by a pair of type 74175A 8-input multiplexers, with the selection controlled by microinstruction bits μ CR0-2.

Table 2-11. CR Input Conditions

CR INPUT SELECTION

| Selection μ CR0,1,2 | Mnemonic | Input to CR | | Function |
|----------------------------|----------|-------------|--------|-------------------------------|
| | | CR0 | CR1 | |
| 0 0 0 | CRNC | CR0 | CR1 | No change |
| 0 0 1 | CRRTN | BIO06R | BIO07R | CR load during Return |
| 0 1 0 | CRIO | Timeout | ACBN | Programmed channel loading |
| 0 1 1 | CRFLO | FLOCRO | FLOCRI | Floating Point loading |
| 1 0 0 | CRLOG | ROMCRI | ROMCR5 | Logic operation loading |
| 1 0 1 | CRADD | ROMCR2 | ROMCR6 | Addition operation loading |
| 1 1 0 | CRSUB | ROMCR3 | ROMCR7 | Subtraction operation loading |
| 1 1 1 | CRCMP | ROMCR4 | ROMCR8 | Compare operation loading |

CR INPUT ROM CODE

| ROM Addressing 0ALUL 0ALUR ALU00N A00N M00N | ROM Output to CR Input Selector | | | |
|--|---------------------------------|--------------|--------------|---------------|
| | LOGIC CR1,5 | ADD CR2,6 | SUB CR3,7 | COMP CR4,8 |
| 0 0 0 0 0 | 1 0 | 1 0 | 1 0 | 1 0 |
| 0 0 0 0 1 | 1 0 | 1 0 | 1 0 | 1 0 |
| 0 0 0 1 0 | 1 0 | 1 0 | 1 1 | 0 1 |
| 0 0 0 1 1 | 1 0 | 1 1 | 1 0 | 1 0 |
| 0 0 1 0 0 | 0 1 | 1 1 | 0 1 | 0 1 |
| 0 0 1 0 1 | 0 1 | 0 1 | 1 1 | 1 0 |
| 0 0 1 1 0 | 0 1 | 0 1 | 0 1 | 0 1 |
| 0 0 1 1 1 | 0 1 | 0 1 | 0 1 | 0 1 |
| 0 1 0 0 0 | 1 0 | 1 0 | 1 0 | 1 0 |
| 0 1 0 0 1 | 1 0 | 1 0 | 1 0 | 1 0 |
| 0 1 0 1 0 | 1 0 | 1 0 | 1 1 | 0 1 |
| 0 1 0 1 1 | 1 0 | 1 1 | 1 0 | 1 0 |
| 0 1 1 0 0 | 0 1 | 1 1 | 0 1 | 0 1 |
| 0 1 1 0 1 | 0 1 | 0 1 | 1 1 | 1 0 |
| 0 1 1 1 0 | 0 1 | 0 1 | 0 1 | 0 1 |
| 0 1 1 1 1 | 0 1 | 0 1 | 0 1 | 0 1 |
| 1 0 0 0 0 | 1 1 | 1 1 | 1 1 | 1 1 |
| 1 0 0 0 1 | 1 1 | 1 1 | 1 1 | 1 1 |
| 1 0 0 1 0 | 1 1 | 1 1 | 1 1 | 1 1 |
| 1 0 0 1 1 | 1 1 | 1 1 | 1 1 | 1 1 |
| 1 0 1 0 0 | 0 1 | 1 1 | 0 1 | 0 1 |
| 1 0 1 0 1 | 0 1 | 0 1 | 1 1 | 1 0 |
| 1 0 1 1 0 | 0 1 | 0 1 | 0 1 | 0 1 |
| 1 0 1 1 1 | 0 1 | 0 1 | 0 1 | 0 1 |

not used

| | ROM Addressing | | | | | ROM Output to CR Input Selector | | | |
|----------------------|----------------|-------|--------|------|------|---------------------------------|--------------|--------------|---------------|
| | 0ALUL | 0ALUR | ALU00N | A00N | M00N | LOGIC CR1,5 | ADD CR2,6 | SUB CR3,7 | COMP CR4,8 |
| : OVF + Enable input | 1 | 1 | 0 | 0 | 0 | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | 1 | 0 | 0 | 1 | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | 1 | 0 | 1 | 0 | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | 1 | 0 | 1 | 1 | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | 1 | 1 | 0 | 0 | 0 0 | 1 1 | 0 0 | 0 0 |
| | 1 | 1 | 1 | 0 | 1 | 0 0 | 0 0 | 1 1 | 1 0 |
| | 1 | 1 | 1 | 1 | 0 | 0 0 | 0 0 | 1 1 | 0 1 |
| | 1 | 1 | 1 | 1 | 1 | 0 0 | 0 0 | 0 0 | 0 0 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |
| | 1 | - | - | - | - | 1 1 | 1 1 | 1 1 | 1 1 |

not used

Input 0 copies the previous CR contents (no change). Inputs 1-3 select conditions for Return, programmed channel loading, and Floating Point loading.

2.87 Inputs 4-7 are selected for arithmetic operations, and the input conditions are provided by a type-7488A read only memory (ROM). One specific pair of the eight ROM output bits is selected for the type of arithmetic operation being performed (logic, addition, subtraction, or compare). The 2-bit condition codes are selected from one of 32 ROM addresses by : the sign bit of the two ALU operands, A00N and M00N; the sign of the result, ALU00N; and the zero contents of the result for both left and right characters, 0ALUL and 0ALUR.

2.88 An overflow condition, set into the OVF flip-flop, sets CR to 3 (11₂) by switching off the enable input to the ROM to produce an all-Ones output. The overflow condition is tested by two series-connected multiplexers (the 8-input 75141 and the quad 2-input 74157), as follows :

| 74157 | | | 74151 | | | | Function | |
|--------------------|------------------|---|-------|------------|-------|-----|----------------|--------|
| Input | Select A00 | | In | Select K01 | ALU00 | A01 | | |
| (+5V) 1 μMLOAD | 0 (I1) 1 (I0) | { | 0 | 0 | 1 | 1 | overflow OK | Shift |
| μMLOAD (+5V) 1 | 0 (I1) 1 (I0) | | 2 | 0 | 0 | 1 | OK overflow | |
| GCRDSRN OVFMUN | 0 (I1) 1 (I0) | { | 4 | 1 | 1 | 1 | overflow OK | Divide |
| (+5V) 1 GCRDSRN | 0 (I1) 1 (I0) | | 5 | 1 | 1 | 0 | OK overflow | |
| | | { | 6 | 1 | 0 | 1 | OK overflow | |
| | | | 7 | 1 | 0 | 0 | OK overflow | |

OVFMUN = GMULTI, ALU00, M00

The OVF signal fed back to the input-selection enable, prevents changing the overflow condition once an overflow has been set. The overflow flip-flop must be reset by command bit GCRVZ0N. The K01 input is 0 for Op-codes less than 8 to select shift instructions, or 1 for Op-codes of 8 or higher to select Multiply, Divide, or Double instructions. The shift instructions set overflow (via 74151A inputs 0, 3) on the test $A01N \oplus A00N$ to indicate a changing sign bit. The Divide instructions, specified by command bit GCRDSRN, set overflow (via 74151A inputs 4,7) on the test $ALU00N \oplus A00$, indicating that the quotient is greater than one word.

2.89 GF -- General Flip-Flops

These seven general control flip-flops (Figure 2-8 PP), which can be program controlled, are part of the program status word (PSW). All GF bits are stored in the stack along with the rest of the PSW, but only the FU (User Mode) is restored from the stack by the Return instruction.

| GF | PSW Bit | Function | Loaded at CLG (set or reset) | Set by | Reset by |
|------|---------|-----------------------------|------------------------------|----------------------|---|
| RUNF | 8 | Main CPU status pointer | L08 | STARTF.T1 | GFRZ0 +(PREQ. RUN.T1)+(FTDEL. RUN)+RSLF |
| ENBF | 9 | Enable interrupts | L09 | GFENBN. MCLN | GFSYSN |
| CPF | 10 | Operator's Interrupt | L10 | (CPINT+V24INT).T1 | MCLN |
| PFF | 11 | Power Failure Interrupt | M11 resets | PWF .T1 | PWF .RSLF. UNLOCK |
| RTCF | 12 | Real Time Clock Interrupt | L12 | RTCFZ1N from C.Panel | MCLN |
| PIF | 13 | Op-Code (Program) Interrupt | L13 | GSTOV.STOV from ALU | MCLN |
| FU | 15 | User Mode (0=System Mode) | CLPLR.C15 | L15.CLG | GFSYSN+MCLN |

Program control of the GF bits is by the A-bus command signal AEPSWN (at clock time T8). AEPSWN selects the program status word (with GF) to the A-bus and gates the L-register data back into the GF. The AEPSWN.T8 control signal CLG gates L08-10, 12, 13, 15 to the respective GF bits. GF bit 11 (PFF) is reset at that time if M11 = 0. Bit 11 uses the M-register rather than the L-register because of the required polarity. In addition to the program control of the GF bits, asynchronous set and reset inputs are provided to each flip-flop.


2.90 RUNF. This is the primary machine-state pointer (refer to Figure 1-8). The RUNF flip-flop is set at time T1 by the Start Command from the control panel. The RUNF flip-flop can be reset by any one of four ways :

- command bit GFRZ0;
- a Preset Address Compare from the control panel, at time T1;
- control-panel command Not Run, enabled by the buffered FETCH signal, FTDEL;
- RSLF which is set during the power-off sequence.

2.91 ENBF. This Enable-Interrupt flip-flop is set (with GFENBN) by the Enable Interrupt (ENB) instruction and reset (with GFSYSN) by the Inhibit Interrupt (INH) instruction. ENBF is also set or reset (with GFENBN) by the Return instruction when R2 = 15, and in function with ENB of the restored PSW.

2.92 CPF. This Operator's Interrupt can be set either by the INT switch on the control panel or by the interrupt signal BRGFN generated by the V24/Serial control unit. CPF is reset either by an RIT instruction with bit 0 = 0 (I10 = 0 during the CLG clock) or by the MCLN signal.

2.93 PFF. The Power Failure Interrupt flip-flop is set at the start of a power failure by the leading edge of the PWFN signal from the power supply; PFF is then reset during the power-off sequence if the key switch is set to any unlock position (OFF, ON, ONRTC). The Power Failure Interrupt flip-flop is set during the power-on sequence if the key switch is set to LOCK. PFF is reset by an RIT instruction with bit 11 = 0 (M11 = 0 during the CLG clock).



2.94 RTCF. The Real Time Clock Interrupt flip-flop is set by the RTCFZIN signal from the control panel. RTCFZIN is a one-microsecond signal generated once every 20ms by the power supply, and set via the control-panel key switch ONRTC or LOCK positions. The RTCF flip-flop is reset by an RIT instruction with bit 12 = 0 (L12 = 0 during the CLG clock) or by the MCLN signal.

2.95 PIF. The Operation-Code (Program) Interrupt flip-flop is set by a stack overflow condition or by the Link to Monitor (LKM) instruction to switch from User Mode to System Mode. Stack overflow (STOV from the arithmetic unit) sets PIF during memory stack operations (command bit GFSTOV) when the stack pointer decrements to less than 128₁₀. The LKM instruction sets PIF via the load input, with L13 = 1. The PIF flip-flop is reset by an RIT instruction with bit 13 = 0 (L13 = 0 during the CLG clock) or by the MCLN signal.

2.96 FU. The User Mode flip-flop is set during the Return A15 instruction if the previously-interrupted program was in User Mode (CLPLR.C15); the CLPLR signal loads the priority level register from the C-selector during the Return instruction, and C15 indicates the state of FU during the previous interrupt. The User Mode flip-flop is also set by the Set Mode (SMD) instruction (L15 = 1 during the CLG clock). FU is reset, to System Mode, by the Inhibit Interrupt (INH) instruction (with GFSYSN) or by the MCLN signal.

2.97 INTERRUPT LOGIC

The Interrupt logic (Figure 2-4 and 2-8 SS) generates the Scan External Interrupt signal (SCEIN), tests for internal and external interrupt requests, and initiates the Interrupt routine when a request is received of a higher priority than the running program. Refer to paragraph 1.16 for a description of the complete interrupt system. The Enable Interrupt control flip-flop, ENBF, is located with the general flip-flops (GF), along with the four dedicated internal interrupts: CPINTF, PFF, RTCF, and PIF.


2.98 Internal Interrupts

Eight internal interrupt request lines (IS00-07N) are provided which have the highest system priority. At clock-time AP, all internal interrupt requests are

clocked into the two 74175 registers and are then available at the priority encoder 74148. If there are any internal interrupt requests waiting at the priority encoder, the low GS output switches the 74158 multiplexer to select the internal interrupts, and the high EO output (IECE) forces INTAD0,1 low (inactive). The highest-priority interrupt request is indicated by a 3-bit code at the 74148 A-outputs. The interrupt request code is switched through the 74158 multiplexer to the INTAD0-5 lines. The IECGSN signal is sent to the Start logic (Figure 2-8 RR) to enable setting the automatic restart flip-flop during the power-on/power-off sequences.

2.99 External Interrupts

A Scan External Interrupt (SCEIN) signal is generated during the status test at the end of each instruction, or during the Move instruction, if more than two microseconds have passed since the start of the previous scan. In order to validate the interrupt at the end of certain instructions, the microprogram does a 2.070 μ sec wait before ending those instructions. (See Figure 1-13, Wait.)



The microinstruction control bits (Figure 2-8 SS) are NAETAN (μ SNA0.1) for status test, and GMOVEN for the Move instruction. Either of these inputs puts a high on the D input of the FETAT flip-flop, if there is no pending Interrupt Request (Not IR). At time T3, FETAT is set and the FETATN output triggers the SCEIT single-shot. SCEIT is inverted to provide the 2 μ sec SCEIN signal to the GP bus.

2.100 The BIECINH flip-flop is triggered by T5 90ns after SCEIT is started. The low BIECINH output is fed back to the OR'ed input of the single-shot to prevent SCEIT from being re-triggered. On the first T5 pulse after




Figure 2-5 Interrupt System

the completion of the 2 μ sec SCEIT signal, BIECINH is reset, and the SCEIT single-shot is prepared for the next microinstruction-controlled start of a scan signal. The high BIECINH output applied to the most-significant input of the comparator inhibits comparison for 2 μ sec to wait for stabilization of the BIEC lines (propagation time plus selection of the highest priority level). IR could be sent between T3 and T5, but is never used during status test.

2.101 At the receipt of SCEIN, any CU with a pending interrupt request examines the BIEC lines. If there is no higher priority request, the CU's priority encoder puts the interrupt code on the BIEC0-5 lines. The BIEC code received at the Interrupt logic is switched through the 74158 multiplexer to the INTAD0-5 lines if there is no internal interrupt request.

2.102 Compare Interrupts

The highest-priority interrupt request (internal or external) is available at the INTAD0-5 lines. If the Enable Interrupt flip-flop ENBF is set and the BIECINH delay is completed, the INTAD lines are compared with the priority of the running program (stored in the priority level register PLR). BIECINH and ENBFN to the two most-significant inputs of the comparator must both be low to enable comparison. (The comparator inputs A3/B3 must compare equal before the A2/B2 inputs are tested, etc.; all four A and B inputs must compare before the cascade inputs from the lower-priority comparator are tested.) If the interrupt request on the INTAD lines is of higher priority (lower number) than the current PLR, the A<B output is activated to generate Interrupt Request signal IR.

2.103 The IR signal is sent to the Microprogram Control logic to initiate the Interrupt routine (Figure 2-5). The interrupt address on the INTAD0-5 lines is switched through the C and D selectors during the Interrupt routine to form part of the address in the S register and to reload the PLR with the new priority level.

2.104 SEQUENSOR (CPU CLOCK)

The Sequensor (Figure 2-8 EE) uses a crystal-controlled oscillator to drive twelve shift-register cells which provide the CPU timing signals :

- AP, T1, T2, T3, T4, T5, T6,
- BP, T7, T8, T9, T10.

The basic CPU clock signals are AP and BP. AP represents the beginning of a functional cycle (or microprogram) and is used to load the microinstruction address and read the microinstruction from the ROM control store; CPU logic controls and data paths are established by the command bits of the microinstruction. At each BP pulse time, the CPU logic executes the microprogram, according to the conditions established at AP time, and loads the results into the appropriate CPU registers.

2.105 Operating Modes and Cycles

The Sequensor operated in four different modes (Figure 2-6) controlled by microinstruction bits μ SEQ0,1. Within the basic modes, the Sequensor operates in one of six cycles. Five of the operating cycles begin with the AP pulse; the sixth (Repeat cycle) begins and ends with the BP pulse, skipping AP. For internal CPU operations (LOGIC and REPEAT modes), the cycle lengths are controlled by controlling the generation of AP to begin the next cycle (pulses T7-T10 are inserted or deleted after BP as required). For all GP-bus cycles (SEQBUS and SEQBIO modes) and Floating Point execution, the cycle lengths are controlled by controlling the generation of T6 just before BP (pulse T5 may be repeated as a waiting loop until a synchronizing reply signal triggers T6).

2.106 Internal CPU Operations (AP Generation)

Four fixed-length Sequensor cycles are provided for the internal operations LOGIC mode :

- Logic cycle (360ns)
- Scratchpad cycle (405ns)
- Flag cycle (450ns)
- Fetch cycle (540ns)

| mu SEQ 0,1 | Mnemonic | Function |
|------------|----------|----------------------------------|
| 0 0 | LOGIC | Internal CPU Operations |
| 0 1 | REPEAT | Short Execution Cycle |
| 1 0 | SEQBUS | GP-Bus Cycles |
| 1 1 | SEQBIO | I/O Cycles with Bus not released |




Figure 2-6 Sequensor Operating Cycles

All these cycles begin with AP and count directly through T1, T2, T3, T4, T5, T6, and BP. The time between BP and the end of the next cycle (next AP) is then controlled to provide the required execution time for the operation and to define all Next-Address data. The control is provided by a type 74151A multiplexer (APDN) which selects which clock pulse is to generate AP, as follows :

| GFETCH | NAFLAG | WSPSLI | APDN Generation | |
|--------|--------|--------|-----------------|-------------------------------|
| S2 | S1 | S0 | Input | Function |
| 0 | 0 | 0 | T8 | Flag Cycle (NAFLAG) |
| 0 | 0 | 1 | T8 | |
| 0 | 1 | 0 | BP | Logic Cycle (NAFLAG.WSP) |
| 0 | 1 | 1 | T7 | Scratchpad Cycle (NAFLAG.WSP) |
| 1 | 0 | 0 | T10 | Fetch Cycle (GFETCH) |
| 1 | 0 | 1 | T10 | |
| 1 | 1 | 0 | T10 | |
| 1 | 1 | 1 | T10 | |

2.107 Logic Cycle. This cycle is used for register-to-register operations, with the result stored into a register other than the scratchpad. Input 13 of the APDN multiplexer is selected so that the AP pulse to begin the next cycle follows the BP pulse.

2.108 Scratchpad Cycle. This cycle is used for register-to-register operations with the result stored in the scratchpad. Data transfer from the L register to the scratchpad requires the extra clock pulse T7 between BP and the end of the cycle.

2.109 Flag Cycle. This cycle is used with a microinstruction that specifies Next-Address Flag mode. Two extra clock pulses (T7 and T8) are required to gate the Flag information onto the control-store address bus.

2.110 Fetch Cycle. The Sequensor fetch cycle is used during an instruction fetch cycle, where the Next Address must be decoded by the instruction-register PLA decoder. The timing required to decode the instruction word and to access the PLA needs four extra clock cycle (T7, T8, T9, T10) following BP.

2.111 Short Execution Cycle (No AP)

The Repeat cycle counts directly through T2, T3, T4, T5, T6, and BP without an AP or T1 clock pulse. This cycle is used for looping while the scratchpad CT counter counts. The microinstruction control inputs, with \overline{CTEND} , hold $\overline{REPENDI}$ high to gate the BP pulse directly to the T2 input. $\overline{REPENDI}$ also disables the APDN multiplexer to inhibit the AP pulse. The current microinstruction does not change during the Repeat cycles since AP is inhibited. When the CT counter reaches its full count of 31_{10} , \overline{CTEND} forces $\overline{REPENDI}$ low and the APDN multiplexer is enabled to generate AP to begin the next cycle.

2.112 GP-Bus Cycles (T6 Generation)

Variable-length cycles are used for all GP-Bus operations and for Floating Point instruction executions. All these cycles begin with AP and count directly through T1, T2, T3, T4, and T5. The cycle-length parameters then control the generation of the T6 clock. The BP pulse and the succeeding AP pulse directly follow T6. The control of T6 is provided by a type 74151A multiplexer which selects the T6-enabling signal T6DN, as follows :

| μSEQ0 | FLOACT | BSYDL | T6DN Generation | |
|------------------|-----------------|----------------|-----------------|---|
| S2 | S1 | S0 | Input | Function |
| 0 | 0 | 0 | 1 | Internal CPU operations (T6 follows T5) |
| 0 | 0 | 1 | 1 | |
| 0 | 1 | 0 | DONEF | Floating Point instruction execution |
| 0 | 1 | 1 | 0 | not used |
| 1 | 0 | 0 | 0 | |
| 1 | 0 | 1 | SYNCT6 | Bus and Bus I/O cycles (SEQBUS, SEQBIO) |
| 1 | 1 | 0 | 0 | not used |
| 1 | 1 | 1 | 0 | |

2.113 For the internal CPU operations, T6 directly follows T5. Sequensor control is provided through control of the AP pulse (preceeding paragraphs). The enabling One-bit is selected through the multiplexer by $\mu\text{SEQ0}=0$ and the floating point command bit $\text{FLOACT}=0$.

2.114 The Floating Point instruction execution is an operation that requires the DONEF response signal from the FPP before the cycle can be terminated. DONEF is selected directly at the I2 input of the T6DN multiplexer by $\mu\text{SEQ0}=0$, floating-point command bit $\text{FLOACT}=1$, and $\text{BSYDL}=0$. The FLOACT signal is the buffered microinstruction general-field bit GFLOT.

| | | |
|-----------------|--------|--|
| μSEQ | 0, 1 | |
| 1 0 | SEQBUS | |
| 1 1 | SEQBIO | |

2.115 For all GP Bus operations (SEQBUS and SEQBIO), the SYNCT6 input to the multiplexer is selected by $\mu\text{SEQ0}=1$, $\text{BSYDL}=1$, and $\text{FLOACT}=0$. The μSEQ0 bit = 1 for all Bus operations. $\text{BSYDL} = 1$ 95ns after the CPU takes control of the GP Bus. The Sequensor does a waiting loop on the T5 clock until the required reply is received via the 8-input Nand gate SYNCT6. For Bus transfers that don't require memory exchange, the reply signal is provided by the Microprogram Control and T6 may directly follow T5. The reply signal (listed in Table 2-12) must be one of the following:

- TRMN (SYNMEMN) must be received during a CPU/Memory exchange or during a CPU/External-Register exchange. The TRMN response signal (from Memory or External Register) on the Bus is received and gated by the Bus Controller logic (Figure 2-8 TT) to the Sequensor as input signal SYNMEMN.
- TPMN delayed 190ns (TPMDLN) is received from the CU during a CU/Memory exchange under CPU control (programmed-channel transfer). The 190ns delay of TPMN is produced by Bus Controller logic for assuring data timing.
- TIMEOUT generates T6 to end the cycle if no response is received to one of the Master-to-Slave signals TMRN, TPMN, TMEN within

6.48 μ sec. This may indicate that the addressed Memory, Programmed Channel, or External Register is not present.

- d. BIOEKEY gates T6 without extra T5 waiting loops during a control-panel to CPU transfer. BIOEKEY is generated on the Bus Controller logic (Figure 2-8 TT) by the microinstruction general-field bits GCRFNUN and GBOKFN, and gated into the Sequensor by GIDLEN.
- e. GFETCHN general-field bit gates T6 without extra T5 waiting loops during instruction (K) register loading from the L register, via the Bus BIO lines. GFETCHN is gated by microinstruction control bit μ TMRN to generate SYNIMN to the T6 input gate.
- f. DONEMN is received from the MMU during an MMU/Memory exchange which is always under CPU control.
- g. DONEFN is received from the FPP during an FPP/Memory exchange which is always under CPU control.
- h. MFAULTN, delayed 120ns, from the MMU indicates a page fault (PAFN) during a Move Table instruction. The MFAULTN signal sets the PAF flip-flop in the control-store addressing logic (Figure 2-8 CC). The PAFN signal is delayed 120ns at the Sequensor input (SYNCT6) for control-store address timing.
- i. BOFFN from the general-field bits GCRFNUN and GBOFN (Bus Controller logic) gates T6 without extra T5 waiting loops when FPP data is loaded, via the Bus BIO lines, into the CPU during a Fix instruction.

2.116 POWER FAILURE, RESTART, RESETS

The power-on and power-off sequences are shown on Figure 2-7. The logic is shown on Figure 2-8 RR, Start/Resets. While power is off, the Reset Logic (RSLN) signal is held at ground (active low) through a relay on the power supply.

2.117 Power-On Sequence

When the power supply is switched on, or when the mains power is restored after a failure, there is approximately an 850ms delay while the power supply stabilizes (Section 5, Power Sequence Logic) before RSLN goes inactive (high).

Table 2-12 Sequensor T6 Generation

| μ SEQ | FLOAT | BSYDL | | |
|-----------|-------|-------|--|---|
| S2 | S1 | S0 | Cycle (text) | Synchronize T6 on : |
| 0 | 0 | x | Internal CPU operations | T5 |
| 0 | 1 | 0 | Internal, Floating Point execution | DONEFN from FPP |
| 1 | 0 | 1 | GP Bus transfers with Memory exchange | |
| | | | CPU/Memory (a) | TRMN (SYNMEMN) from memory |
| | | | CPU/External Register (a) | TRMN (SYNMEMN) from memory |
| | | | Programmed Channel CU/Memory (b) | TPMN from CU, delayed 190ns |
| | | | Addressed Device Missing (c) | TIMEOUT, generated 6.48 μ sec after TMRN/TPMN/TMEN sent. |
| | | | MMU/Memory (f) | DONEMN from MMU * |
| | | | FPP/Memory (g) | DONEFN from FPP * |
| | | | Page Fault (h) | MFAULTN from MMU (PAFN), delayed 120ns. * |
| | | | GP Bus transfers without Memory exchange | |
| | | | Control Panel (d) | T5, if GBOKFN/GCRFNUN (BIOEKEY), and GIDLEN |
| | | | Fetch execution (e) | T5, if GFETCHN and μ TMRN. |
| | | | Load from FPP (Fix execution) (i) | T5, if GBOFN (BOFFN) and GCRFNUN * |
| | | | any (a-i) | TIMEOUT, if required reply not received within 6.48 μ sec |

* Note - Signals (f, g, h, i) used with 857 only.




Figure 2-7 Power On/Off Sequence

When RSLN goes high, the OSCN pulse immediately resets RSLF to remove the logic reset condition. The inactive RSLAN/BN/CN signals to the Sequensor enable clock-pulses T1, T3, T5, T6, AP, BP, and the clock begins running.

2.118 Automatic Restart

Automatic restart is performed by the CPU if the control-panel key is at LOCK when the power comes on, therefore the key must be switched to LOCK when switching on or following a power failure while the key is not at LOCK. If the key is at LOCK when the +5 volts comes on to operate the flip-flops (and before RSLN, RSLF drop), PFF is set at the beginning of the power-on sequence (paragraph 2.93, PSW/GF, PFF). Beginning with the first AP, the internal interrupt request PFF is sampled by the Interrupt Logic. A level-0 (highest priority) Interrupt Request (IR) is then generated and the any-internal-interrupt signal IECGSN is active to the ARF flip-flop. The Power Failure (PWFN) signal from the power supply goes inactive (high) 0.5ms after RSLN goes inactive.

2.119 With the key at LOCK, the IECGSN signal sets Automatic Restart flip-flop ARF at the edge of the high-going PWFN signal. The ARFN output sets the STARTF flip-flop directly, via the asynchronous S-input. The RUNF flip-flop (2-8 PP) is set on the first T1 clock after STARTF is set. At the first AP after RUNF sets, the first microinstruction of the Automatic Restart routine (Figure 1-13) is read, and the CPU switches from Idle state to Run state. The second microinstruction of the Automatic Restart routine resets ARF with the GFENBN signal. The PFF flip-flop should be reset during the automatic restart subroutine by an RIT instruction.

2.120 Power-Off Sequence

The Power Failure (PWFN) signal is set by the power supply 10ms after detection of a mains loss, caused by power failure or by the key switched OFF. PWFN is sent via the GP Bus to the CPU and to any other elements on the Bus that must take action during power failure. The leading edge of PWF sets the PFF (GF/interrupt) flip-flop. This level-0 internal interrupt is detected

by the Interrupt Logic at the first AP clock following the start of PWFN. The resulting Interrupt Request (IR) can initiate an interrupt subroutine for a power failure.

2.121 PWFN to the Bus Controller logic inhibits setting the OKVAL flip-flop. The Bus Controller thus denies requests by any other Master for Bus access, and the CPU has exclusive control of the Bus. The power failure subroutine requested by IR and PFF should commence with the second AP clock following PWFN. The subroutine should then reset PFF with an RIT instruction and reset RUNF with an HLT instruction. This saving subroutine must not last more than 2ms, and must end with a HLT instruction. The HLT instruction selects Microprogram Control address /177 to place the CPU in the Idle state. The Reset signal (RSLN) from the power supply is activated 3ms after PWFN.

2.122 Resets

The CPU logic is reset at the end of the power-off sequence by the RSLN signal from the power supply. RSLN is held active low while power is off. The first OSCN pulse after RSLN is active sets the RSLF flip-flop. RSLF activates RSLAN, RSLBN, RSLCN, and WSPRSLI, and resets the flip-flops STARTF, WSP, and RUNF. The RSLF-derived signals set or reset the CPU registers and flip-flops to their off states (Table 2-13) and hold them in that condition until the power-on sequence. The RSLN signal also activates the Master Clear signals CLEARN (to the Bus), MCL, and MCLN. Sequensor clock pulses are disabled by RSLF so that the CPU clock is stopped, although the oscillator-generated signal OSC runs continuously.

2.123 Master Clear

The Master Clear signal CPMCN can be generated by the control-panel MC switch if the key is not at LOCK and if the CPU is not in Run mode. The CPMCN signal (Figure 2-8RR) is OR'ed with the RSLF output to activate the signals CLEARN, MCL, and MCLN. CLEARN is sent on the GP Bus as a reset/initialize signal to all System elements. MCL is sent to the V24 CU on the CPU card. MCLN is used by the CPU (Table 2-13) to set the priority level register (PLR) to

Table 2-13 Resets and Clears

Logic-Resets, by RSLN/RSLF only

| Logic | Sig. | Action | Logic | Sig. | Action | | | |
|--|----------------------|--|-------|-------|--|--|--|--|
| (RR) | RSLF | RSLAN, BN, CN → 1 STARTF → 0 WSPRSLI → 0 | (JJ) | RSLCN | Q-reg → 0 | | | |
| | WSPRSLI | WSP → 0 | (LL) | RSLBN | DWIF → 1 | | | |
| | RSLAN | ARFN → 0 IPLF → 0 | (NN) | RSLBN | OVF → 0 CR0, 1 → 0 | | | |
| (AA) | RSLBN | K-reg → 0 | (PP) | RSLF | RUNF → 0 | | | |
| | RSLAN | KxxBUFN → 0 | (SS) | RSLAN | BIECINH → 0 IF00-07 → 0 | | | |
| (BB) | RSLBN | RA0-8 → 0 | (TT) | RSLAN | BUSF → 0 DE → 0 FNU → 0 (DD) TMEF → 1 TMPF → 1 WRITFN → 0 | | | |
| (CC) | RSLAN | FTDEL → 0 KRY → 0 | | | | | | |
| | RSLBN | PUPN → 0 | | | | | | |
| (DD) | RSLBN | FSIG → 0 FSIGDIV → 0 | | RSLBN | BIOELN → 1 BSYCPU → 0 CHFN → 1 FLOACT → 0 GBCPFN → 1 MADCPUN → 1 MADLCPUN → 1 MUBUSRFN → 1 OKVAL → 0 TMFN → 1 TMMN → 1 TMMU → 0 TMRF → 0 | | | |
| (EE) | RSLBN | T1, T3, T5 → 0 TC810 → 0 | | | | | | |
| | RSLAN | AP → 0 BP → 0 T6 → 0 | | | | | | |
| | RSLCN | BPQ → 0 | | | | | | |
| (PP) RSLF.PWF.LOCK set interrupt flip-flop PFF | | | | | | | | |
| Resets by Master Clear or RSLN/RSLF | | | | | | | | |
| (RR) | CPMCN or RSLAN | MCL → 1 | | | | | | |
| | MCL | CLEARN → 1 MCLN → 1 V24 resets | | | | | | |
| (NN) | MCLN | PLR → level 63 | | | | | | |

| Logic | Sig. | Action | |
|-------|---------|--|--|
| (PP) | MCLN | ENBF → 1 CPINTF → 0 RTCF → 0 PIF → 0 FU → 0 CPGFZ0N → 1 | |
| | CPGFZ0N | CPGF → 0 V24 resets | |

level 63 and set the Enable Interrupt flip-flop ENBF. The GF flip-flops CPINTF, RTCF, PIF, and RU are all reset, and the control panel interrupt flip-flop CPGF is reset.

Table 2-14 CPU Signal LIST (A-C)

| Signal | Logic | Comment | Signal | Logic | Comment |
|--------------------------|-------|-------------|--------------|-------|------------------|
| 0ALUL,R,N | GG | | BIO00AN-15AN | KK | |
| 0ALURA | NN | | BIO00R-15R | KK | |
| | | | BIOEKEY | TT | |
| A00N-15N | LL,MM | A-Bus | BIOELN | TT | |
| A00AN | NN | | BIOL | TT | |
| ABN | AA | | BIEC0-5 | SS | input(ext.Int) |
| AC,N | NN | | BIEC0R-5R | SS | |
| ACAN | V24 | BUS(in) | BIECINH,N | SS | |
| ACBN | NN | | BP,N | EE | |
| ACHALTN | V24 | | BPLN | HH | |
| ACINR,N | V24 | | BPP | EE | |
| ACOTRN | V24 | | BPQ,N | EE | |
| ACSOT,N | V24 | | BPS | KK | |
| ACSST,N | V24 | | BRC | AA | |
| ACSTARTN | V24 | | BRGF,N | V24 | |
| AECONSTN | LL | | BSYCPU,N,AN | TT | |
| AEIPLN | LL | | BSYDL | TT | |
| AENBN | LL | | BSYN,R | TT | BUS(in/out) |
| AEPN | LL | | BSYZ01-1N | TT | |
| AEPSWN | LL | | BUSF,N,AN | TT | |
| AESYSN | LL | | BUSFDEL,N | TT | |
| ALU00 | FF | | BUSFREN | TT | |
| ALU00N-15N | GG | | BUSR,N | TT | BUS (in) |
| ALUCO04,08,12,16 | GG | | BUSRDEL | TT | |
| AEPUPN | LL | | BUSRPFIN | TT | |
| ALUCG00N,04N, 08N,12N | GG | | | | |
| ALUCP00N,04N, 08N,12N | GG | | C00N-15N | JJ | BUS |
| ALUS0-3 | GG | | CHA | TT | |
| ALUS0A-3A | GG | | CHFN | TT | |
| ALUS0N-3N | FF | | CHIPER,D | V24 | |
| AP,N,DN | EE | | CHPERZON | V24 | |
| AREDELA,N | V24 | | CLEARN | RR | BUS |
| AREDELBN | V24 | | CLEFTZ0 | JJ | |
| ARERCA,CB | V24 | | CLF0N | V24 | |
| ARF,N,D | RR | | CLG | PP | |
| ARFZON | RR | | CLK | AA | |
| ASR0-7 | V24 | | CLMN | GG | |
| | | | CLPLR | BB | CMD/G |
| BOFFN | TT | Cmd - FPP | CLTEOC | V24 | |
| BOKFN | TT | | CLV24 | V24 | |
| BOKIDLN | EE | | COMVAL | V24 | |
| BOMFN | TT | | CPBABS | LL | in from C. Panel |
| BIO00N-15N | KK | BUS(in/out) | CPBRG | PP | |
| | | | CPGFN | PP | |
| | | | CPGFZON | PP | |

Table 2-14 CPU Signal LIST (C-G)

| Signal | Logic | Comment | Signal | Logic | Comment |
|------------|-------|------------------|--------------|-------|-------------|
| CPINT,A | PP | in | ECHO,N | V24 | |
| CPINTF,N | PP | | ECHOZIN | V24 | |
| CPINT4N | PP | | ENBF,N | PP | |
| CPINZIN | PP | | ENBFZIN | PP | |
| CPLR | LL | | ETATEST | CC | |
| CPMCN | RR | in from C. Panel | | | |
| CPRR | LL | | F0-1,N | V24 | |
| CR0-1 | NN | | F0ZIN | V24 | |
| CR0DN | NN | | FIZON | V24 | |
| CRIDN | NN | | FACINR,N | V24 | |
| CR0XK6 | AA | | FE,N | V24 | |
| CR1XK7 | AA | | FECFO | V24 | |
| CT0-4 | MM | | FETATDN,EN | SS | |
| CT101,102 | V24 | grounds | FETATN | SS | |
| CT106,7,9 | V24 | | FETCH | BB | |
| CT1082 | V24 | in for DNOTOP | FHALT,N | V24 | |
| CT133 | V24 | in for DREADYN | FHALTZON,ZIN | V24 | |
| CT103,N | V24 | in | FLAGDIV | DD | |
| CT104,N | V24 | | FLAGN | DD | |
| CT0DN | MM | | FLOACT | TT | |
| CT0ZIN | MM | | FLOCRO-1 | NN | in |
| CTICO | MM | | FNU,N,D | DD | |
| CTBUF1N-4N | MM | | FPPABS | AA | in from FPP |
| CTEND | MM | | FSIG,N | DD | |
| CVN | AA | | FSIGDVD | DD | |
| CVKCR | AA | | FTBOF | EE | |
| | | | FTDEL,N | BB,LL | |
| D00-15 | HH | | FTDERU | PP | |
| D00N-15N | HH | | FTE0CN | V24 | |
| D00DN | FF | | FU | PP | User mode |
| DE,N | TT | | FU15R2N | DD | |
| DEBSYN | TT | | FUZON-ZIN | PP | |
| DEZON | TT | | | | |
| DEZIBPN | TT | | GAEXL,N | BB | CMD/G |
| DES1T2N | TT | | GB0FN | BB | CMD/G |
| DIVFLAG | FF | | GB0KN | BB | CMD/G |
| DNOTOP | V24 | CT1082 input | GB0MN | BB | CMD/G |
| DONEF,N | EE | in from FPP | GBCHN | BB | CMD/G |
| DONEMN | EE | in from MMU | GBCPFN | TT | |
| DREADYN | V24 | CT133 input | GBCPN | BB | CMD/G |
| DS0-1 | FF | | GBEX,N | BB | CMD/G |
| DS0N-1N | FF | | GBTMEN | BB | CMD/G |
| DWIF,ZON | LL | | GBTMFN | BB | CMD/G |
| DWIN | AA | | GBTMMN | BB | CMD/G |
| | | | GBTMPN | BB | CMD/G |
| | | | GCRDSR,N | BB,FF | CMD/G |

Table 2-14 CPU Signal LIST (G-M)

| Signal | Logic | Comment | Signal | Logic | Comment |
|-----------|-------|--------------------|------------|-------|------------------|
| GCRFNU,N | BB,DD | CMD/G | K00-15,N | AA | |
| GCRVMLN | BB | CMD/G | K0008 | AA | |
| GCRVZ0,N | BB,DD | CMD/G | K05-08BUFN | AA | |
| GCSELN | BB | CMD/G | K08Q15 | FF | |
| GCT | MM | | K10R2E0 | AA | |
| GCTLDN | BB | CMD/G | K10R2N | AA | |
| GFENBN | BB | CMD/G | K410N | AA | |
| GFETCH,N | BB | CMD/G | K415N | AA | |
| GFKYZ0N | BB | CMD/G | K567 | AA | |
| GFLOT,N | BB | CMD/G | KFL0 | AA | |
| GFPLRN | BB | CMD/G | KRY,N, DN | CC | |
| | | to CLPR | KRYZ0N-Z1N | CC | |
| GFRZ0,N | BB | CMD/G | | | |
| GFSTOV,N | BB | CMD/G | L00-15 | HH | |
| GFSYSN | BB | CMD/G | LOADMN | CC,LL | in from C. Panel |
| GIDLEN | BB | CMD/G | LOADRN | CC,LL | in from C. Panel |
| CMOVEN | BB | CMD/G | LSEL | FF | |
| CMULTI,N | BB,FF | CMD/G | | | |
| GOSH | DD | | M00N-15N | GG | |
| GOTOECH | V24 | | MAD00-15, | KK | |
| GOTOWST | V24 | | 64,128 | TT | |
| | | | MADCPB | TT | |
| IEC0-2,N | SS | | MADCPUN | TT | |
| IECE | SS | | MADLCPUN | TT | |
| IECGSN | SS | | MADLDN | TT | |
| IF00N-07N | SS | | MADLS | TT | |
| IN | V24 | | MADMMU,N,A | TT | |
| INRECH | V24 | | MADMUN | TT | |
| INSTN | -- | not used (C. Pan) | MADS | TT | |
| | | Interrupt address | MCL,N | RR | |
| INTAD0-5 | SS | | MFAULTN | CC | in from MMU |
| INTEPL | SS | | MMUABS | TT | in from MMU |
| INTGPL | SS | | MOVE | CC | |
| INTLPL | SS | | MOVIRN | CC | |
| INTSERN | V24 | | MSN | TT | BUS (in) |
| INTVAL | V24 | | MSR | TT | |
| IPL,N | RR | in from C. Panel | μA0-4 | BB | CMD |
| IPLDEL | RR | | μA0N-4N | LL | |
| IPLF,N | RR | | μA1N | RR | |
| IR,N | SS | | μADL0-4 | BB | CMD |
| IS00N-07N | SS | in (Intern. Int's) | μBIOL,N | BB,TT | CMD |
| | | | μBUSR,N | BB,TT | |
| | | | μBUSRFN | TT | CMD |
| | | | μC0-1 | BB | CMD |

Table 2-14 CPU Signal LIST (M-R)

| Signal | Logic | Comment | Signal | Logic | Comment |
|-----------|-------|--------------|--------------|-------|-------------------|
| μC0N | JJ | | OSC,N | EE | |
| μCRO-2 | BB | CMD | OSC90,N | EE | |
| μCT | BB | CMD | OSCFLO | EE | |
| μGP0-4 | BB | CMD to CMD/G | OTINECH | V24 | |
| μGP1N | BB | CMD to CMD/G | OTRECHN | V24 | |
| μMLOAD | BB | CMD | OUT | V24 | In/Out FF |
| μMSEL | BB | CMD | OVDIVA,B | NN | |
| μNA0N-8N | BB | CMD | OVF,N,D | NN | |
| μNA7 | AA | | OVFMU,N | NN | |
| MUNA7FUN | AA | | OVSHA,B | NN | |
| μP0-1 | BB | CMD | | | |
| μP0N | LL | | P00-14 | LL | |
| μQ0-1 | BB | CMD | PAFDELN | EE | |
| μS0-1 | BB | CMD | PAFN,Z0N | CC | |
| μS0N | KK | | PARNB | V24 | |
| μSEQ0-1 | BB | CMD | PCO03,07,11N | LL | |
| μSEQ1N | BB | CMD | PE,PEB | V24 | |
| μSNA0-1,N | BB | CMD | PFF,N | PP | |
| μTMRN | BB | CMD | PFFZ0N,Z1N | PP | |
| μWRITE | BB | CMD | PIF,N | PP | |
| MVREADN | CC | | PIFZ1N | PP | |
| MVRML | CC | | PLOADN | LL | |
| | | | PLA0-1, 0N | AA | |
| NACND | AA | | PLAVALI | AA | |
| NACNDAD | AA | | PLAVALN | AA | |
| NADRT | CC | | PLR0-5 | NN | |
| NADRTMV | CC | | PMI | LL | |
| NAETAN | BB | CMD μSNA0.1 | POVFN | FF | |
| NAETAT | CC | | POWQN | PP | |
| NAEXPL | CC | | PREQN | PP | in from C.P. |
| NAFLAGN | CC | | PREQT1 | PP | |
| NAFLG | CC | | PUPN,D | CC | |
| NAFLGX | CC | | PWF,N | TT | in from P. Supply |
| NAPLINH | CC | | PWFAN | PP | |
| NOFLON | AA | | | | |
| NOJUMPN | AA | | Q00 | JJ | |
| NOVF | FF | | Q00N-16N | JJ | |
| NXTCH,N | V24 | | Q15DN | JJ | |
| NXTCH0 | V24 | | | | |
| ODEVPAR | V24 | | R1E0,N | AA | |
| OKO | TT | BUS | R1E15 | AA | |
| OKVAL | TT | | R2E0,N | AA | |
| OR,ORB | V24 | | R2E15 | AA | |
| OROE | V24 | | R110,N | V24 | |

Table 2-14 CPU Signal LIST (R-T)


| Signal | Logic | Comment | Signal | Logic | Comment |
|-------------|-------|-----------------------|-------------|-------|---------------------|
| R600,1200 | V24 | Control Addr-Bus | SCEIN | SS | BUS |
| R2400,4800 | V24 | | SCEIT | SS | |
| R9600 | V24 | | SEQINH | V24 | |
| RA0-8 | BB | | SLOADN | KK | |
| RAD0-8 | AA,CC | | SPA0-3 | MM | |
| RADET6N-T8N | CC | | SPYC,A | TT | |
| RADETPLN | CC | | SPYCOKN | TT | |
| RADL3-4 | FF | | SPYCADEL | TT | |
| RALUATN-2N | FF | | SSST | V24 | |
| RATESEL | V24 | | STAFCL,A | RR | |
| RCP0N-3N | LL | in from C. Panel | STAFZON | RR | in from C. Panel |
| RD08-15 | V24 | in from C. Panel | START,N | RR | |
| RDA,N,1 | V24 | | STARTF | RR | |
| RADEL,N | V24 | | STOPNB | V24 | |
| RDARC | V24 | | STOV | GG | |
| RDARN | V24 | | SYNCT6 | EE | |
| READMN | CC,LL | | SYNIMN | EE | |
| READRN | CC,LL | | SYNMEMN | TT | |
| READSTN | CC,LL | | T 1-10 | EE | in from C. Panel |
| REPENDI | EE | BUS (in from P.S.) | T1,3,5,6,8N | EE | |
| RFBN | AA | | T2,5D | EE | |
| ROMCRI-8 | NN | | T2DREP | EE | |
| ROMCREN | NN | | T4T5N | EE | |
| ROMENB | BB | | T6DN,DEN | EE | |
| RSLAN,BN,CN | RR | | TC810,N | EE | |
| RSL,N | RR | | TDSN | V24 | |
| RSLF | RR | | TEOC | V24 | |
| RTCF,AN | PP | | TESTN | CC | |
| RTCFZIN | PP | in from P. Sup. | TIMEOUT,N | TT | BUS (in/out) |
| RUNF,N,A | PP | in from C. Panel | TMEF | TT | |
| RUNFZON,ZIN | PP | | TMEN | TT | |
| RUNN | PP | | TMER,N | TT | |
| RUNT3 | RR | | TMF,N | TT | |
| S00-03 | KK | | TMMOFN | TT | |
| S00N-15N | KK | | TMMCY | TT | |
| SC03,07,11N | KK | | TMMN | TT | |
| | | | TMMU,D | TT | |
| | | | TMPF | TT | |
| | | | TMPN | TT | |
| | | | TMPR,N | TT | BUS (in/out) |
| | | | TMR,N | TT | |
| | | | TMRD | TT | |


Table 2-14 CPU Signal LIST (T-W)

| Signal | Logic | Comment |
|----------|-------|---------------------|
| TMRR,N | TT | BUS (in/out) |
| TOUTZON | TT | |
| TPMDLN | TT | |
| TPMN | TT | |
| TPMR | TT | |
| TPMRDEL | TT | |
| TRMN | TT | |
| TRMR | TT | |
| TROHLTN | V24 | |
| TROUBLEN | V24 | |
| TYAC | V24 | address code |
| TYAD0-5 | V24 | |
| TYARE,N | V24 | |
| UNLOCK,N | PP | in from C. Panel |
| VALK08N | V24 | |
| VALNA0 | CC | |
| WRITE | TT | BUS |
| WRITEFN | TT | |
| WSP,N | RR | |
| WSPRLI | RR | |

Table 2-15 Microinstruction Address Code

| Hexa | Binary | Hexa | Binary | Hexa | Binary | Hexa | Binary | Hexa | Binary | Hexa | Binary | Hexa | Binary | Hexa | Binary | | | | | | | | |
|------|--------|------------|--------|------|------------|------|--------|------------|--------|------|------------|------|--------|------------|--------|-----|------------|-----|-----|------------|-----|-----|------------|
| 0 | 000 | 0000000000 | 64 | 040 | 0010000000 | 128 | 080 | 0100000000 | 192 | 0C0 | 0110000000 | 256 | 100 | 1000000000 | 320 | 140 | 1010000000 | 384 | 180 | 1100000000 | 448 | 1C0 | 1110000000 |
| | 001 | 0000000001 | | 041 | 0010000001 | | 081 | 0100000001 | | 0C1 | 0110000001 | | 101 | 1000000001 | | 141 | 1010000001 | | 181 | 1100000001 | | 1C1 | 1110000001 |
| | 002 | 0000000010 | | 042 | 0010000010 | | 082 | 0100000010 | | 0C2 | 0110000010 | | 102 | 1000000010 | | 142 | 1010000010 | | 182 | 1100000010 | | 1C2 | 1110000010 |
| | 003 | 0000000011 | | 043 | 0010000011 | | 083 | 0100000011 | | 0C3 | 0110000011 | | 103 | 1000000011 | | 143 | 1010000011 | | 183 | 1100000011 | | 1C3 | 1110000011 |
| | 004 | 0000000100 | | 044 | 0010000100 | | 084 | 0100000100 | | 0C4 | 0110000100 | | 104 | 1000000100 | | 144 | 1010000100 | | 184 | 1100000100 | | 1C4 | 1110000100 |
| | 005 | 0000000101 | | 045 | 0010000101 | | 085 | 0100000101 | | 0C5 | 0110000101 | | 105 | 1000000101 | | 145 | 1010000101 | | 185 | 1100000101 | | 1C5 | 1110000101 |
| | 006 | 0000000110 | | 046 | 0010000110 | | 086 | 0100000110 | | 0C6 | 0110000110 | | 106 | 1000000110 | | 146 | 1010000110 | | 186 | 1100000110 | | 1C6 | 1110000110 |
| | 007 | 0000000111 | | 047 | 0010000111 | | 087 | 0100000111 | | 0C7 | 0110000111 | | 107 | 1000000111 | | 147 | 1010000111 | | 187 | 1100000111 | | 1C7 | 1110000111 |
| | 008 | 0000001000 | | 048 | 0010001000 | | 088 | 0100001000 | | 0C8 | 0110001000 | | 108 | 1000001000 | | 148 | 1010001000 | | 188 | 1100001000 | | 1C8 | 1110001000 |
| | 009 | 0000001001 | | 049 | 0010001001 | | 089 | 0100001001 | | 0C9 | 0110001001 | | 109 | 1000001001 | | 149 | 1010001001 | | 189 | 1100001001 | | 1C9 | 1110001001 |
| 10 | 00A | 0000001010 | | 04A | 0010001010 | | 08A | 0100001010 | | 0CA | 0110001010 | | 10A | 1000001010 | | 14A | 1010001010 | | 18A | 1100001010 | | 1CA | 1110001010 |
| | 00B | 0000001011 | | 04B | 0010001011 | | 08B | 0100001011 | | 0CB | 0110001011 | | 10B | 1000001011 | | 14B | 1010001011 | | 18B | 1100001011 | | 1CB | 1110001011 |
| | 00C | 0000001100 | | 04C | 0010001100 | | 08C | 0100001100 | | 0CC | 0110001100 | | 10C | 1000001100 | | 14C | 1010001100 | | 18C | 1100001100 | | 1CC | 1110001100 |
| | 00D | 0000001101 | | 04D | 0010001101 | | 08D | 0100001101 | | 0CD | 0110001101 | | 10D | 1000001101 | | 14D | 1010001101 | | 18D | 1100001101 | | 1CD | 1110001101 |
| | 00E | 0000001110 | | 04E | 0010001110 | | 08E | 0100001110 | | 0CE | 0110001110 | | 10E | 1000001110 | | 14E | 1010001110 | | 18E | 1100001110 | | 1CE | 1110001110 |
| | 00F | 0000001111 | | 04F | 0010001111 | | 08F | 0100001111 | | 0CF | 0110001111 | | 10F | 1000001111 | | 14F | 1010001111 | | 18F | 1100001111 | | 1CF | 1110001111 |
| | 010 | 0000010000 | | 050 | 0010100000 | | 090 | 0100100000 | | 0D0 | 0110100000 | | 110 | 1000100000 | | 150 | 1010100000 | | 190 | 1100100000 | | 1D0 | 1110100000 |
| | 011 | 0000010001 | | 051 | 0010100001 | | 091 | 0100100001 | | 0D1 | 0110100001 | | 111 | 1000100001 | | 151 | 1010100001 | | 191 | 1100100001 | | 1D1 | 1110100001 |
| | 012 | 0000010010 | | 052 | 0010100010 | | 092 | 0100100010 | | 0D2 | 0110100010 | | 112 | 1000100010 | | 152 | 1010100010 | | 192 | 1100100010 | | 1D2 | 1110100010 |
| | 013 | 0000010011 | | 053 | 0010100011 | | 093 | 0100100011 | | 0D3 | 0110100011 | | 113 | 1000100011 | | 153 | 1010100011 | | 193 | 1100100011 | | 1D3 | 1110100011 |
| 20 | 014 | 0000010100 | | 054 | 0010100100 | | 094 | 0100100100 | | 0D4 | 0110100100 | | 114 | 1000100100 | | 154 | 1010100100 | | 194 | 1100100100 | | 1D4 | 1110100100 |
| | 015 | 0000010101 | | 055 | 0010100101 | | 095 | 0100100101 | | 0D5 | 0110100101 | | 115 | 1000100101 | | 155 | 1010100101 | | 195 | 1100100101 | | 1D5 | 1110100101 |
| | 016 | 0000010110 | | 056 | 0010100110 | | 096 | 0100100110 | | 0D6 | 0110100110 | | 116 | 1000100110 | | 156 | 1010100110 | | 196 | 1100100110 | | 1D6 | 1110100110 |
| | 017 | 0000010111 | | 057 | 0010100111 | | 097 | 0100100111 | | 0D7 | 0110100111 | | 117 | 1000100111 | | 157 | 1010100111 | | 197 | 1100100111 | | 1D7 | 1110100111 |
| | 018 | 0000011000 | | 058 | 0010101000 | | 098 | 0100101000 | | 0D8 | 0110101000 | | 118 | 1000101000 | | 158 | 1010101000 | | 198 | 1100101000 | | 1D8 | 1110101000 |
| | 019 | 0000011001 | | 059 | 0010101001 | | 099 | 0100101001 | | 0D9 | 0110101001 | | 119 | 1000101001 | | 159 | 1010101001 | | 199 | 1100101001 | | 1D9 | 1110101001 |
| | 01A | 0000011010 | | 05A | 0010101010 | | 09A | 0100101010 | | 0DA | 0110101010 | | 11A | 1000101010 | | 15A | 1010101010 | | 19A | 1100101010 | | 1DA | 1110101010 |
| | 01B | 0000011011 | | 05B | 0010101011 | | 09B | 0100101011 | | 0DB | 0110101011 | | 11B | 1000101011 | | 15B | 1010101011 | | 19B | 1100101011 | | 1DB | 1110101011 |
| | 01C | 0000011100 | | 05C | 0010101100 | | 09C | 0100101100 | | 0DC | 0110101100 | | 11C | 1000101100 | | 15C | 1010101100 | | 19C | 1100101100 | | 1DC | 1110101100 |
| 30 | 01D | 0000011101 | | 05D | 0010101101 | | 09D | 0100101101 | | 0DD | 0110101101 | | 11D | 1000101101 | | 15D | 1010101101 | | 19D | 1100101101 | | 1DD | 1110101101 |
| | 01E | 0000011110 | | 05E | 0010101110 | | 09E | 0100101110 | | 0DE | 0110101110 | | 11E | 1000101110 | | 15E | 1010101110 | | 19E | 1100101110 | | 1DE | 1110101110 |
| | 01F | 0000011111 | | 05F | 0010101111 | | 09F | 0100101111 | | 0DF | 0110101111 | | 11F | 1000101111 | | 15F | 1010101111 | | 19F | 1100101111 | | 1DF | 1110101111 |
| | 020 | 0000100000 | | 060 | 0010100000 | | 0A0 | 0101000000 | | 0E0 | 0110100000 | | 120 | 1001000000 | | 160 | 1011000000 | | 1A0 | 1101000000 | | 1E0 | 1111000000 |
| | 021 | 0000100001 | | 061 | 0010100001 | | 0A1 | 0101000001 | | 0E1 | 0110100001 | | 121 | 1001000001 | | 161 | 1011000001 | | 1A1 | 1101000001 | | 1E1 | 1111000001 |
| | 022 | 0000100010 | | 062 | 0010100010 | | 0A2 | 0101000010 | | 0E2 | 0110100010 | | 122 | 1001000010 | | 162 | 1011000010 | | 1A2 | 1101000010 | | 1E2 | 1111000010 |
| | 023 | 0000100011 | | 063 | 0010100011 | | 0A3 | 0101000011 | | 0E3 | 0110100011 | | 123 | 1001000011 | | 163 | 1011000011 | | 1A3 | 1101000011 | | 1E3 | 1111000011 |
| | 024 | 0000100100 | | 064 | 0010100100 | | 0A4 | 0101000100 | | 0E4 | 0110100100 | | 124 | 1001000100 | | 164 | 1011000100 | | 1A4 | 1101000100 | | 1E4 | 1111000100 |
| | 025 | 0000100101 | | 065 | 0010100101 | | 0A5 | 0101000101 | | 0E5 | 0110100101 | | 125 | 1001000101 | | 165 | 1011000101 | | 1A5 | 1101000101 | | 1E5 | 1111000101 |
| | 026 | 0000100110 | | 066 | 0010100110 | | 0A6 | 0101000110 | | 0E6 | 0110100110 | | 126 | 1001000110 | | 166 | 1011000110 | | 1A6 | 1101000110 | | 1E6 | 1111000110 |
| 40 | 027 | 0000100111 | | 067 | 0010100111 | | 0A7 | 0101000111 | | 0E7 | 0110100111 | | 127 | 1001000111 | | 167 | 1011000111 | | 1A7 | 1101000111 | | 1E7 | 1111000111 |
| | 028 | 0000101000 | | 068 | 0010101000 | | 0A8 | 0101010000 | | 0E8 | 0110101000 | | 128 | 1001010000 | | 168 | 1011010000 | | 1A8 | 1101010000 | | 1E8 | 1111010000 |
| | 029 | 0000101001 | | 069 | 0010101001 | | 0A9 | 0101010001 | | 0E9 | 0110101001 | | 129 | 1001010001 | | 169 | 1011010001 | | 1A9 | 1101010001 | | 1E9 | 1111010001 |
| | 02A | 0000101010 | | 06A | 0010101010 | | 0AA | 0101010010 | | 0EA | 0110101010 | | 12A | 1001010010 | | 16A | 1011010010 | | 1AA | 1101010010 | | 1EA | 1111010010 |
| | 02B | 0000101011 | | 06B | 0010101011 | | 0AB | 0101010011 | | 0EB | 0110101011 | | 12B | 1001010011 | | 16B | 1011010011 | | 1AB | 1101010011 | | 1EB | 1111010011 |
| | 02C | 0000101100 | | 06C | 0010101100 | | 0AC | 0101010100 | | 0EC | 0110101100 | | 12C | 1001010100 | | 16C | 1011010100 | | 1AC | 1101010100 | | 1EC | 1111010100 |
| | 02D | 0000101101 | | 06D | 0010101101 | | 0AD | 0101010101 | | 0ED | 0110101101 | | 12D | 1001010101 | | 16D | 1011010101 | | 1AD | 1101010101 | | 1ED | 1111010101 |
| | 02E | 0000101110 | | 06E | 0010101110 | | 0AE | 0101010110 | | 0EE | 0110101110 | | 12E | 1001010110 | | 16E | 1011010110 | | 1AE | 1101010110 | | 1EE | 1111010110 |
| | 02F | 0000101111 | | 06F | 0010101111 | | 0AF | 0101010111 | | 0EF | 0110101111 | | 12F | 1001010111 | | 16F | 1011010111 | | 1AF | 1101010111 | | 1EF | 1111010111 |
| 50 | 030 | 0000110000 | | 070 | 0010110000 | | 0B0 | 0101100000 | | 0F0 | 0110110000 | | 130 | 1001100000 | | 170 | 1011100000 | | 1B0 | 1101100000 | | 1F0 | 1111100000 |
| | 031 | 0000110001 | | 071 | 0010110001 | | 0B1 | 0101100001 | | 0F1 | 0110110001 | | 131 | 1001100001 | | 171 | 1011100001 | | 1B1 | 1101100001 | | 1F1 | 1111100001 |
| | 032 | 0000110010 | | 072 | 0010110010 | | 0B2 | 0101100010 | | 0F2 | 0110110010 | | 132 | 1001100010 | | 172 | 1011100010 | | 1B2 | 1101100010 | | 1F2 | 1111100010 |
| | 033 | 0000110011 | | 073 | 0010110011 | | 0B3 | 0101100011 | | 0F3 | 0110110011 | | 133 | 1001100011 | | 173 | 1011100011 | | 1B3 | 1101100011 | | 1F3 | 1111100011 |
| | 034 | 0000110100 | | 074 | 0010110100 | | 0B4 | 0101100100 | | 0F4 | 0110110100 | | 134 | 1001100100 | | 174 | 1011100100 | | 1B4 | 1101100100 | | 1F4 | 1111100100 |
| | 035 | 0000110101 | | 075 | 0010110101 | | 0B5 | 0101100101 | | 0F5 | 0110110101 | | 135 | 1001100101 | | 175 | 1011100101 | | 1B5 | 1101100101 | | 1F5 | 1111100101 |
| | 036 | 0000110110 | | 076 | 0010110110 | | 0B6 | 0101100110 | | 0F6 | 0110110110 | | 136 | 1001100110 | | 176 | 1011100110 | | 1B6 | 1101100110 | | 1F6 | 1111100110 |
| | 037 | 0000110111 | | 077 | 0010110 | | | | | | | | | | | | | | | | | | |





FLAGDIV Select

Figure 2-8DD Flag Select

| μSEQ 0 | FLOACT | BSYDL | T6DN Generation | |
|--------|--------|-------|-----------------|---|
| | | | Input | Function |
| 0 | 0 | 0 | 1 | Internal CPU operations (T6 follows T5) |
| 0 | 0 | 1 | 1 | |
| 0 | 1 | 0 | 1 | |
| 0 | 1 | 1 | 0 | DONEF |
| 1 | 0 | 0 | 0 | not used |
| 1 | 0 | 1 | 0 | SYNCT6 |
| 1 | 1 | 0 | 0 | Bus and Bus I/O cycles (SEQBUS, SEQBIO) |
| 1 | 1 | 1 | 0 | |

| μ SEQ 0,1 | Mnemonic | Function |
|-----------|----------|----------------------------------|
| 0 0 | LOGIC | Internal CPU Operations |
| 0 1 | REPEAT | Short Execution Cycle |
| 1 0 | SEQBUS | GP-Bus Cycles |
| 1 1 | SEQBIO | I/O Cycles with Bus not released |

External connections for manufacture's testing





Figure 2-RFE Sequencer (CPU Clock)



H12 Multiplexer

| Multiplexer Select Input | | | Multiplexer Output to ADL Command ROM | |
|--------------------------|---------------|--|---------------------------------------|-------------|
| μ ADL: 0, 1, 2 | RALUA: 1N, 2N | | RADL3 (B) | RADL4 (A) |
| 0 0 0 | 1 1 | | μ ADL3N | μ ADL4N |
| 0 0 1 | 1 1 | | μ ADL3N | μ ADL4N |
| 0 1 0 | 1 1 | | μ ADL3N | μ ADL4N |
| 0 1 1 | 1 1 | | μ ADL3N | μ ADL4N |
| 1 0 0 | 1 1 | | μ ADL3N | μ ADL4N |
| 1 0 1 | 1 0 | | Q15 | Q16 |
| 1 1 0 | 0 1 | | μ ADL3N | FSIGN |
| 1 1 1 | 0 0 | | μ ADL3N | DIVFLAGN |

$$\text{DIVFLAG} = \text{FSIGN} \oplus \text{M00N}$$

M Select (Logic GG)

| Enable Clock | Select C or Q | Mnemonic | Data Source |
|--------------|---------------|----------|--|
| μ MLOAD | μ MSEL | | |
| 0 | - | No Op | Off; previously stored data available at output. |
| 1 | 0 | MYC | C 00 15 |
| 1 | 1 | MYQ | Q 00 15 |
| | | | M 00 15 |

D Select (Logic HH)

| S1 | S0 | | | |
|-----|-------------|-------------------------|-------------------------|--|
| DS0 | 1 | | | |
| 0 0 | : | ALU 00-15N | ALU direct | |
| 0 1 | : | ALU 08-15N ALU 00-07N | Exchange ALU characters | |
| 1 0 | : | ALU 00-14N | ALU shift right | |
| 1 1 | : | BIO 00-15AN | BIO direct | |
| D | 00 07 08 15 | N | | |

L Select (Logic HH)

| LSEL | Data Source | Function |
|------|---------------|----------------|
| 0 | D 00-15 | D direct |
| 1 | D 01-15 Q00 | D shifted left |
| L | 00 14 15 | |

| ALU Function Table (Logic GG) | | | | | | |
|-------------------------------|-----------------|-------------|----|----|-------|------------------|
| μ ADL4 | ADL-Control ROM | | | | | Operation |
| | ALUC016 | ALUS0-----3 | S3 | S2 | S1 S0 | |
| 0 | 0 | 1 0 0 1 | 0 | 0 | 1 | A plus B |
| 0 | 0 | 1 0 1 1 | 0 | 0 | 1 | A or B |
| 0 | 0 | 1 1 0 0 | 0 | 0 | 0 | A plus A |
| 0 | 1 | 0 0 0 1 | 0 | 0 | 1 | A and B |
| 0 | 1 | 0 0 1 1 | 0 | 0 | 1 | Zero |
| 0 | 1 | 0 1 1 0 | 0 | 1 | 1 | A minus B |
| 1 | - | 0 1 0 1 | 0 | 1 | 0 | B inverted |
| 1 | - | 1 0 0 1 | 1 | 0 | 0 | A \oplus B |
| 1 | - | 1 0 1 0 | 1 | 0 | 1 | B |
| 1 | - | 1 1 1 1 | 1 | 1 | 1 | A |
| 1 | - | 1 0 0 1 | 1 | 0 | 1 | A \oplus B + 1 |

Control signals are all active high. Functions are for active-low data in and out.

Figure 2-8FF A, D, L Command Logic




Figure 2-8HH D-Selector, L-Register





Figure 2-8JJ C-Selector, Q-Register



| $\mu S0, S1$ | Mnemonic | Function |
|--------------|----------|-----------------------------|
| 0 0 | S1 | Inhibit counting or loading |
| 0 1 | SYD | Load S0-S15N with D0-15N |
| 1 0 | SP2 | S plus 2 (count down) |
| 1 1 | SM2 | S minus 2 (count up) |




Figure 2-8KK S-Register/Counter, Bus Interface


| $\mu A0, A1, A2, A3$ | 9301 OUTPUT | Selected SOURCE |
|----------------------|------------------|-----------------|
| 0 0 0 0 | 0 A Bus = 0 | none |
| 0 0 0 1 | 1 PLN | IPL |
| 0 0 1 0 | 2 PN | P |
| 0 0 1 1 | 3 | PSW (K5-8) |
| 0 1 0 0 | 4 NBN | * |
| 0 1 0 1 | 5 CONSTN | * |
| 0 1 1 0 | 6 PUPN | * |
| 0 1 1 1 | 7 SYSH | * |
| 1 0 0 0 | 8 not connected | Scratchpad OFF |
| 1 0 0 1 | 9 not connected | Scratchpad OFF |
| 1 0 1 0 | 10 not connected | Scratchpad OFF |

* $\mu A4=1: 00010=2_{10} (/002)$
 $\mu A4=0: 10010=18_{10} (/012)$

B234 CHIPS

| S0 | S1 | |
|----|----|----------------|
| L | L | B |
| L | H | B |
| H | L | A |
| H | H | High Out (Off) |

| $\mu P0, P1$ | Mnemonic | Function |
|--------------|----------|-----------------------------|
| 0 0 | PI | Inhibit counting or loading |
| 0 1 | PYD | Load P0-14 with D0-14 |
| 1 0 | PM2 | P minus 2 (count down) |
| 1 1 | PP2 | P plus 2 (count up) |








Figure 2-8MM Scratchpad





| SIGNAL | LOGIC SCHEMATIC | DELAY nS | | COMPONENTS | SIGNAL | LOGIC SCHEMATIC | DELAY nS | | COMPONENTS |
|--------------|-----------------|----------|----------------|---|-----------------|-----------------|----------|----------|--|
| | | nominal | measured | | | | nominal | measured | |
| ① DEZO | | 95nS | 100nS | R = 148Ω 1% 1/8W C = 510pF ±1% 250V 2222 426 45101 micropoco | ① BUSFDEL | | 260nS | 280nS | R = 100Ω 1% 1/8W C = 2nF 1% 2222 424 42002 micropoco |
| Logic TT | | | | | Logic TT | | | | |
| ② SPYC | | 30nS | 40nS | R = 100Ω 1% 1/8W C = 200pF ±1% 500V 2222 427 42001 micropoco | ② DIALB | | 200nS | 240nS | R = 100Ω 1% 1/8W C = 1.3nF 1% 63V 2222 424 41302 micropoco |
| Logic TT | | | | | Logic 6-4 (V24) | | 60nS | 85nS | R = 100Ω 1% 1/8W C = 390pF 1% 250V 2222 426 43901 micropoco |
| ③ SPYCOK | | 65nS | 70nS | R = 110Ω 1% 1/8W C = 430pF ±1% 250V 2222 426 44301 micropoco | ③ STAFCLA | | 65nS | 75nS | R = 110Ω 1% 1/8W C = 620pF 1% 250V 2222 426 46201 micropoco |
| Logic TT | | | | | Logic RR | | | | |
| ④ PAF | | 12onS | 12onS | R = 148Ω 1% 1/8W C = 620pF 1% 250V 2222 426 46201 micropoco | ④ CPGF | | 65 | 75nS | R = 110Ω 1% 1/8W C = 620pF 1% 250V 2222 426 46201 |
| Logic TT | | | | | Logic PP | | | | |
| ⑤ TPMRDEL | | 190nS | 200nS 190nS | R = 110Ω 1% 1/8W C = 1.8nF ±1% 2222 424 41802 micropoco | ⑤ CHIPA | | 200nS | 240nS | R = 110Ω 1% 1/8W C = 1.3nF 1% 63V 2222 424 41302 micropoco |
| Logic TT | | | | | Logic 6-4 (V24) | | | | |
| | | | | | ⑥ IPLDEL | | 65nS | | R = 110Ω 1% 1/8W C = 430pF 1% 25W |
| | | | | | Logic RR | | | | |

Figure 2-8UU Logic Delay Circuit Details